SIT1602AC-22-18S-27.000000Y datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> SIT1602AC-22-18S-27.000000Y

SIT1602AC-22-18S-27.000000Y: DescriptionLVCMOS Output Clock Oscillator, 27MHz Nom; CategoryPassive components oscillator; File Size489KB，16 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT1602AC-22-18S-27.000000Y Overview

LVCMOS Output Clock Oscillator, 27MHz Nom

SIT1602AC-22-18S-27.000000Y Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1975577460
Reach Compliance Code	compliant
Other features	STAND-BY; ENABLE/DISABLE FUNCTION; HCMOS COMPATIBLE OUTPUT ALSO AVAILABLE; TR
maximum descent time	2.5 ns
Frequency Adjustment - Mechanical	NO
frequency stability	25%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Nominal operating frequency	27 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Oscillator type	LVCMOS
Output load	15 pF
physical size	3.2mm x 2.5mm x 0.75mm
longest rise time	2.5 ns
Maximum supply voltage	1.98 V
Minimum supply voltage	1.62 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)

Preview

Download Datasheet

View All

SiT1602

Low Power, Standard Frequency Oscillator

The Smart Timing Choice

Features



Applications



50 standard frequencies between 3.75 MHz and 77.76 MHz

100% pin-to-pin drop-in replacement to quartz-based XO

Excellent total frequency stability as low as ±20 PPM

Low power consumption of 3.6 mA typical

Standby mode for longer battery life

Fast startup time of 5 ms

LVCMOS/HCMOS compatible output

Industry-standard packages: 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2,

7.0 x 5.0 mm x mm

Instant samples with

Time Machine II

and

field programmable

oscillators

Pb-free, RoHS and REACH compliant

Ideal for DSC, DVC, DVR, IP CAM, Tablets, e-Books, SSD,

GPON, EPON, etc

Ideal for high-speed serial protocols such as: USB, SATA, SAS,

Firewire, 100M / 1G / 10G Ethernet, etc.



Electrical Characteristics

[1]

Parameter and Conditions

Output Frequency Range

Frequency Stability

Symbol

F_stab

Min.

Typ.

Max.

Unit

MHz

PPM

°C

A

Vdd

No load condition, f = 20 MHz, Vdd = 2.8V to 3.3V

No load condition, f = 20 MHz, Vdd = 2.5V

No load condition, f = 20 MHz, Vdd = 1.8V

Vdd = 2.5V to 3.3V, OE = GND, output is Weakly Pulled Down

Vdd = 1.8 V. OE = GND, output is Weakly Pulled Down

ST = GND, Vdd = 2.8V to 3.3V, Output is Weakly Pulled Down

ST = GND, Vdd = 2.5V, Output is Weakly Pulled Down

ST = GND, Vdd = 1.8V, Output is Weakly Pulled Down

All Vdds

Vdd = 2.5V, 2.8V, 3.0V or 3.3V, 20% - 80%

Vdd =1.8V, 20% - 80%

Vdd = 2.25V - 3.63V, 20% - 80%

IOH = -4 mA (Vdd = 3.0V or 3.3V)

IOH = -3 mA (Vdd = 2.8V and Vdd = 2.5V)

IOH = -2 mA (Vdd = 1.8V)

IOL = 4 mA (Vdd = 3.0V or 3.3V)

IOL = 3 mA (Vdd = 2.8V and Vdd = 2.5V)

IOL = 2 mA (Vdd = 1.8V)

Pin 1, OE or ST

Pin 1, OE logic high or logic low, or ST logic high

Pin 1, ST logic low

Condition

50 standard frequencies between 3.75 MHz and 77.76 MHz

Inclusive of Initial tolerance at 25°C, 1st year aging at 25°C, and

variations over operating temperature, rated power supply

voltage and load.

Frequency Range

(Refer

to the frequency list page 10)

-20

-25

-50

Operating Temperature Range

T_use

-20

-40

Supply Voltage

Vdd

1.62

2.25

2.52

2.7

2.97

2.25

Current Consumption

Idd

–

OE Disable Current

Standby Current

I_OD

I_std

–

Duty Cycle

Rise/Fall Time

Tr, Tf

–

Output High Voltage

VOH

90%

–

1.8

2.5

2.8

3.0

3.3

–

3.8

3.6

3.4

–

2.6

1.4

0.6

–

1.3

–

+20

+25

+50

+70

+85

1.98

2.75

3.08

3.3

3.63

4.5

4.2

3.9

3.8

4.3

2.5

1.3

2.5

–

Frequency Stability and Aging

Operating Temperature Range

Extended Commercial

Industrial

Contact

SiTime

for 1.5V support

Supply Voltage and Current Consumption

LVCMOS Output Characteristics

Output Low Voltage

VOL

–

10%

Vdd

Input Characteristics

Input High Voltage

Input Low Voltage

Input Pull-up Impedence

VIH

VIL

Z_in

70%

–

30%

100

–

Vdd

k

M

Note:

1. All electrical specifications in the above table are specified with 15 pF output load and for all Vdd(s) unless otherwise stated.

SiTime Corporation

Rev. 1.1

990 Almanor Avenue

Sunnyvale, CA 94085

(408) 328-4400

www.sitime.com

Revised June 7, 2013

Recommended Resources

Creative voice controlled light circuit diagram

Interface address decoding circuit

Sound and light logic pen composed of NE555 circuit

Digital display pulse tester circuit

GL3276A type application circuit

Optical receiving circuit

Unboxing - ESP32-S2 and ESP32-S3 Development Boards + Modules: [i=s]This post was last edited by mars4zhu on 2022-7-16 18:50[/i]Dear friends who participated in the event, have you considered the risk of the new coronavirus when you received packages from DigiKey...; mars4zhu DigiKey Technology Zone

Is children's programming a waste of money?: In shopping malls, you can often see people promoting children's programming. These salespeople will imply that children's programming is a skill that every child must master nowadays, making parents ...; eric_wang Talking

Reading SHT3x with ESP8266: The community is carrying out an activity for the SHT31 development board, and I happened to see a post about SHT3x (which should be compatible with SHT31) on the Internet, so I shared it with you.Ori...; dcexpert Special Edition for Assessment Centres

[Hua Diao Experience] 13 Building the PlatformIO IDE development environment for ESP32C3: Visual Studio Code is a lightweight but powerful source code editor that runs on the desktop and is available for Windows, macOS, and Linux. It has built-in support for JavaScript, TypeScript, and Nod...; eagler8 DIY/Open Source Hardware

Learning is polite, sharing is polite! Follow Xiaomei and learn about Intel SoC FPGA!: [font=微软雅黑][size=4]Want to learn Intel SoC FPGA, but don't know how to get started? Encountered a problem in development, no one to help solve it? [/size][/font] [font=微软雅黑][size=4][b]Come here. [/b][...; okhxyyo FPGA/CPLD

Effects of Differential Input Clamping on Operational Amplifiers: An op amp should have approximately zero voltage between its inputs, so these diodes will never be forward biased in a standard op amp circuit... or will they be?Previously, we discussed the effects o...; 灞波儿奔 Analogue and Mixed Signal

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components