74LVC1G14GW,125 datasheet, PDF

Datasheet> All Categories > 74LVC1G14GW,125

Preview

74LVC1G14GW,125: File Size275KB，22 Pages; ManufacturerNexperia; Websitehttps://www.nexperia.com

Download Datasheet View All

Preview

Download Datasheet

View All

74LVC1G14

Rev. 15 — 8 June 2018

Single Schmitt-trigger inverter

Product data sheet

General description

The 74LVC1G14 provides the inverting buffer function with Schmitt-trigger input. It is

capable of transforming slowly changing input signals into sharply defined, jitter-free

output signals.

The input can be driven from either 3.3 V or 5 V devices. This feature allows the use

of this device in a mixed 3.3 V and 5 V environment. Schmitt-trigger action at the input

makes the circuit tolerant for slower input rise and fall time.

This device is fully specified for partial power-down applications using I

OFF

. The I

OFF

circuitry disables the output, preventing the damaging backflow current through the

device when it is powered down.

Features and benefits

•

Wide supply voltage range from 1.65 V to 5.5 V

•

High noise immunity

•

Complies with JEDEC standard:

–

JESD8-7 (1.65 V to 1.95 V)

–

JESD8-5 (2.3 V to 2.7 V)

–

JESD8-B/JESD36 (2.7 V to 3.6 V).

•

±24 mA output drive (V

= 3.0 V)

•

CMOS low power consumption

•

Latch-up performance exceeds 250 mA

•

Direct interface with TTL levels

•

Unlimited rise and fall times

•

Input accepts voltages up to 5 V

•

Multiple package options

•

ESD protection:

–

HBM: ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2000 V

–

MM: JESD22-A115-A exceeds 200 V.

•

Specified from -40 °C to +85 °C and -40 °C to +125 °C.

Applications

•

Wave and pulse shaper

•

Astable multivibrator

•

Monostable multivibrator

Recommended Resources

Comparison of LC Oscillators – Transformer Feedback Oscillators

Pulse sequence detector circuit diagram

Transformerless balanced input microphone amplifier circuit

Thermocouple input circuit

MAX8863 low-noise ultra-small 3V linear regulated power supply

Circuit diagram of stock information receiver modified from ordinary FM radio

PS2 Interface.pdf: PS2 Interface.pdf...; zxopenljx EE_FPGA Learning Park

TDC - Time to Digital Converter: When using the delay chain in FPGA to implement tdc, when latching the output data of the delay chain, the input data change near the clock edge violates the setup and hold time of the trigger, causin...; FPGA菜鸡 EE_FPGA Learning Park

How to locate the pins of LCD display?: [color=#222222][font="] Yesterday a customer asked me that they had a display screen that was reflective and did not require a backlight. As a result, there was no way to unify the pin installation po...; 晶拓 Integrated technical exchanges

Problems with the amplifier analog signal output circuit: [Ask if you don't understand] Figures 1 and 2 are both recommended application diagrams for TPA3221. Figure 1 is in the application note, and Figure 2 is a typical application in the datasheet. [1] In...; shaorc Analog electronics

TI bidirectional DC-DC converter solution: 200V DC to 400V DC HV bus voltage range9V DC to 13.5V DC LV bus voltage range Bidirectional DC-DC converters are used in applications where bidirectional power flow may be required. In hybrid electric...; qwqwqw2088 Analogue and Mixed Signal

Should I choose a slow-blow or fast-blow fuse for the power module?: Fuses can be divided into many types. The following mainly discusses the issues of slow-blow and fast-blow. Fast-blow fuses will melt instantly as long as the current exceeds its rated value, and can ...; tgd343310381 Power technology

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components