EEWORLDEEWORLDEEWORLD

Part Number

Search

WS128K32-17G1TCA

Description
SRAM Module, 128KX32, 17ns, CMOS, CQFP68, 23.90 MM, 4.06 MM HEIGHT, CERAMIC, QFP-68
Categorystorage    storage   
File Size437KB,10 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

WS128K32-17G1TCA Overview

SRAM Module, 128KX32, 17ns, CMOS, CQFP68, 23.90 MM, 4.06 MM HEIGHT, CERAMIC, QFP-68

WS128K32-17G1TCA Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
package instruction23.90 MM, 4.06 MM HEIGHT, CERAMIC, QFP-68
Reach Compliance Codeunknown
Maximum access time17 ns
Other featuresUSER CONFIGURABLE AS 512K X 8
Spare memory width16
JESD-30 codeS-CQFP-G68
length23.88 mm
memory density4194304 bit
Memory IC TypeSRAM MODULE
memory width32
Number of functions1
Number of terminals68
word count131072 words
character code128000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize128KX32
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQFP
Package shapeSQUARE
Package formFLATPACK
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height4.06 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width23.88 mm
White Electronic Designs
FEATURES
n
n
n
n
n
n
n
n
WS128K32-XXX
128Kx32 SRAM MODULE, SMD 5962-93187 & 5962-95595
Access Times of 15, 17, 20, 25, 35, 45, 55ns
MIL-STD-883 Compliant Devices Available
Packaging
• 66 pin, PGA Type, 1.075" square, Hermetic Ce
ramic HIP (Package 400)
• 68 lead, 40mm CQFP (G4T)
1
, 3.56mm (0.140")
(Package 502)
• 68 lead, 22.4mm CQFP (G2U), 3.56mm (0.140"),
(Package 510)
• 68 lead, 22.4mm (0.880") square, CQFP (G2L),
5.08mm (0.200") high, (Package 528).
• 68 lead, 23.9mm Low Profile CQFP (G1U)
1
,
3.57mm (0.140"), (Package 519)
• 68 lead, 23.9mm Low Profile CQFP (G1T), 4.06
mm (0.160"), (Package 524)
n
Organized as 128Kx32; User Configurable as
256Kx16 or 512Kx8
Commercial, Industrial and Military Temperature
Ranges
5 Volt Power Supply
TTL Compatible Inputs and Outputs
Built in Decoupling Caps and Multiple Ground Pins
for Low Noise Operation
Weight:
WS128K32-XG1UX
1
- 5 grams typical
WS128K32-XG1TX - 5 grams typical
WS128K32-XG2UX - 8 grams typical
WS128K32-XG2LX - 8 grams typical
WS128K32-XH1X - 13 grams typical
WS128K32-XG4TX
1
- 20 grams typical
All devices are upgradeable to 512Kx32
n
Low Power CMOS
n
Note 1: Package Not Recommended For New Design
FIG. 1
P
IN
C
ONFIGURATION
F
OR
WS128K32N-XH1X
T
OP
V
IEW
P
IN
D
ESCRIPTION
I/O
0-31
Data Inputs/Outputs
A
0-16
WE
1-4
CS
1-4
OE
V
CC
GND
NC
Address Inputs
Write Enables
Chip Selects
Output Enable
Power Supply
Ground
Not Connected
B
LOCK
D
IAGRAM
May 2003 Rev. 12
1
White Electronic Designs Corporation • (602) 437-1520 • www.whiteedc.com
Title: Power management is an effective indicator of the level of a distribution
Today I saw someone posting on the German forum of SUSE, saying that he couldn't stand Ubuntu anymore - it generates too much heat. In fact, laptop users are all concerned about heat. If the fan runs ...
zbz0529 Power technology
How can one platform meet the differentiated needs of the digital cockpit?
[align=center][img]static/image/hrline/3.gif[/img][/align] [align=center]When it comes to the "gold mine" of automobiles, it is inevitable that they cannot do without the support of intelligence and n...
alan000345 TI Technology Forum
Must-learn丨PCB inner layer processing steps
For multi-layer printed circuit boards, since the inner working layer is sandwiched in the middle of the entire board, the inner layer of the multi-layer printed circuit board should be processed firs...
造物工场kbidm PCB Design
[Domestic RISC-V Linux board Fang·Starlight VisionFive trial report] UART communication function usage
[i=s]This post was last edited by HonestQiao on 2022-8-2 13:30[/i]In the official document provided by Starlight Pi: 3. Saifang Technology 40-Pin GPIO Header User Manual.pdf, it is demonstrated how to...
HonestQiao Domestic Chip Exchange
Distinguish the difference between FPGA and CPLD based on structural characteristics and working principles
[i=s]This post was last edited by led2015 on 2020-3-24 23:14[/i]The identification and classification of FPGA and CPLD are mainly based on their structural characteristics and working principles. The ...
led2015 FPGA/CPLD
Chat with Vicor engineers: How to increase payload capacity and flight time for commercial drones?
Commercial drone companies compete on payload capacity and flight time, which is directly proportional to the size, weight, and power (SWaP) of the drone. The main factor affecting the size and weight...
eric_wang Industrial Control Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号