Analysis of Common Faults of Loop Resistance Tester

Publisher:xi24Latest update time:2022-01-13 Source: elecfans Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

When testing loop resistance testers designed according to conventional design principles on site, it is found that there is a common problem: when the voltage wiring loop of the tester has poor contact or an open circuit, the tester will also display a value. At this time, the following situations will occur:


(1) The voltage loop is open and there is no strong electric field interference at the test site. In this case, since the differential mode voltage of the amplifier input is basically 0, the test value displayed by the instrument is close to 0. If the tester has sufficient on-site testing experience, it can be determined that the instrument voltage loop test line is abnormal. After eliminating the abnormality of the instrument voltage loop test line, the final correct test result can be obtained; if the tester does not have sufficient on-site testing experience, it may misjudge that there is a problem with the tester, interrupt the test, replace or repair the instrument, delay the power outage time, and bring unnecessary trouble to the test work.


(2) Poor contact in the voltage circuit. In most cases, an oxide film or oil film will form on the outer surface of the circuit breaker terminal block after long-term operation. When the voltage test clamp of the loop resistance meter is connected to such a terminal block, poor contact may occur. The voltage test wire clamp itself will also produce a certain contact resistance. When the contact resistance value reaches the same value as the internal resistance value of the voltage sampling circuit, it will have a serious impact on the test results.


(3) The voltage loop is open or has poor contact (when open, the visible contact resistance R1 is infinite). There is strong electromagnetic interference at the test site. For example, if the bus is energized, the energized bus will interfere with the two voltage test lines of the tester through the capacitor with air as the medium. Due to the interference, differential mode voltage appears at both ends of the voltage collection line of the loop tester.


If the interference is large, the loop resistance tester will display a value much larger than the resistance of the test product. At this time, if the tester has sufficient on-site testing experience, he may be able to determine the abnormality of the test result, draw attention and finally obtain the correct test result. However, if the tester does not have enough experience, he may misjudge that the switch loop resistance value exceeds the standard, and may use the power outage maintenance method to deal with the defect, causing unnecessary losses to power production.


If the intensity of the interference is not very large, and the value displayed by the instrument is just within the acceptable resistance range of the circuit breaker, this situation will have the same result as the situation “(2) Poor contact of the voltage circuit” and will also cause a misjudgment.

Reference address:Analysis of Common Faults of Loop Resistance Tester

Previous article:How to use the network cable tester
Next article:What is the use of dielectric loss tester? Dielectric loss tester temperature

Recommended posts

Urgent help, about the USART serial communication (sp3232) problem of STM32F407VGT6 chip (please help if you pass by)
TodayIwouldliketoaskyouaquestionabouttheserialportcommunicationofSTM32F407.Actually,thisisaverybasicquestion,butIhavetoaskyou. 1.Problemdescription ThemicrocontrollerusedisSTM32F407VGT6chip,100pins.The
annysky2012 stm32/stm8
[FireBeetle 2 ESP32 C6 development board] 7. Adapt to lvgl 9.1-- Add default board configuration and run the program
###Prefacelvglhasbeenreleasedtoversion9.x,andlv_port_esp32ongithubisstillversion7.x.SinceIhavedevelopmentneedsforbothLinuxandesp32devices,andtheRAMandFlashofesp32arenotsmall,andIhavealotofboards,Imightas
walker2048 RF/Wirelessly
【Weixue RP2040 dual-core development board】 1. Development environment construction
Developmentenvironmentconstruction 1.VSCODE Atfirst,Iusedvscodetoverifythefunctionalexperiments.Ioftenusevscode.ThefollowingisthedevelopmentenvironmentinstallationtutorialprovidedbyWeixue. https://pico.wiki/ind
小火苗 Mobile and portable
DC-DC output voltage error
Accordingtotheschematicdiagramoftheexample,aslongastheinputvoltageexceeds12V,theoutputvoltagebeginstoincreaselinearlyanddoesnotstabilizeat5Voutput.What'sgoingon?Thankyou! TheDC-DCinitisJW5026. Thecircui
xiaxingxing Analog electronics
[NXP Rapid IoT Review] + NXP Rapid IoT interface design process
+NXPRapidIoTInterfaceDesignProcessPurpose:HowtodesigntheinterfaceofNXPRapidIoT,andsharesomefunctionalskillsatthesametime1.HowtodesigntheinterfaceNXPRapidIoTinterfacesaredistributedinthisstructure.Aslongasw
蓝雨夜 RF/Wirelessly
[2024 DigiKey Creative Competition] Development board reads D6T sensor value and LVGL display
InordertoconnecttheD6Tsensortothedevelopmentboard,firstchecktheschematicdiagram.ThedevelopmentboardhassomereservedIOinterfaces,butmostofthemcannotbeusedatwill.Thenchecktheschematicdiagramtoknowthatthetwopin
pomin DigiKey Technology Zone
Latest Test Measurement Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号