EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

VV-701-EAE-3KAE-15M4400000

Description
CMOS Output Clock Oscillator, 15.44MHz Nom, LCC-6
CategoryPassive components    oscillator   
File Size388KB,6 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance  
Download Datasheet Parametric View All

VV-701-EAE-3KAE-15M4400000 Overview

CMOS Output Clock Oscillator, 15.44MHz Nom, LCC-6

VV-701-EAE-3KAE-15M4400000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVectron International, Inc.
package instructionDILCC6,.2
Reach Compliance Codecompli
Other featuresENABLE/DISABLE FUNCTION
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time5 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability50%
JESD-609 codee4
linearity5%
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency15.44 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
Output load15 pF
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.6mm
longest rise time5 ns
Maximum slew rate5 mA
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrie
【AT-START-F425 Review】Bootloader - Learning and Information Query
【AT-START-F425 Review】Bootloader - Learning and Information Search 1. First consult the chip manual4K bytes of boot program memory is used as a boot loader ( Bootloader ), which can be configured as a...
小火苗 Domestic Chip Exchange
Google discontinues Android Things, its IoT operating system
Source: https://arstechnica.com/gadgets/2020/12/google-kills-android-things-its-iot-os-in-january/Google promised three years of updates at launch, but stopped updating after a year.Google's latest di...
dcexpert MicroPython Open Source section
FPGA Simple Design Method for Efficient Design[1241003385]
[b][font=宋体]Simple design method for efficient design[/font][/b][align=left][font=宋体]In the previous section, we described Mingdeyang's general design method. In the process of explaining the case, we...
guyu_1 FPGA/CPLD
Reverse voltage protection for battery chargers
There are several well-known methods for dealing with supply voltage reversals. The most obvious method is to connect a diode between the source and the load, but this results in additional power diss...
qwqwqw2088 Power technology
ASUS laptop, the second hard drive is gone? !
Asus P552SJ laptop, as shown below, has two hard disks: Disk 0 and Disk 1.Disk 0 is the system disk;Disk 1 is the data disk, which is divided into 3 partitions.A few days ago, when I turned on my comp...
yhye2world Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号