VE-B22-CV-F1 datasheet, PDF - EEWORLD Datasheet

VE-B22-CV-F1: DescriptionDC-DC Regulated Power Supply Module, 1 Output, 150W,; CategoryPower/power management The power supply circuit; File Size131KB，2 Pages; ManufacturerVICOR; Websitehttp://www.vicorpower.com/; Environmental Compliance

Download Datasheet Parametric View All

VE-B22-CV-F1 Overview

DC-DC Regulated Power Supply Module, 1 Output, 150W,

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	VICOR
Reach Compliance Code	compli
ECCN code	EAR99
Analog Integrated Circuits - Other Types	DC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage	56 V
Minimum input voltage	21 V
Nominal input voltage	36 V
JESD-30 code	R-XDFM-P9
JESD-609 code	e3
Maximum load regulation	0.2%
Number of functions	1
Output times	1
Number of terminals	9
Maximum operating temperature	85 °C
Minimum operating temperature	-25 °C
Maximum output voltage	16.5 V
Minimum output voltage	13.5 V
Nominal output voltage	15 V
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Certification status	Not Qualified
surface mount	NO
Temperature level	OTHER
Terminal surface	MATTE TIN
Terminal form	PIN/PEG
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Maximum total power output	150 W
Fine-tuning/adjustable output	YES

Triangle wave problem: I want to ask a question about triangle wave, the question is as follows: 1. The frequency is currently adjusted to about 1KHZ 2. Pin1 square wave output is about plus or minus 2.6V (should it be plus...; bluefox0919 Analog electronics

CS5090 5V USB input charges 2 lithium batteries, with path management application, which can realize the function of "charging and discharging at the same time".: ...; yaohongxia0903 Power technology

Libero SoC v11.8 pin optimization issue: I am a FPGA newbie. Recently, I was programming with Libero SoC v11.8. I defined an input pin in the top-level file. This pin was removed during synthesizing, which made it impossible to constrain thi...; 凉凉呀凉凉 Altera SoC

FPGA Simplified Design Method Classic Case 3: FPGA Simplified Design Method Classic Case 3Classic case of minimalist design method 3Case 3. When receiving en1=1 , dout generates a high-level pulse of 3 clock cycles; when receiving en2==1 , dout g...; mdy-吴伟杰 FPGA/CPLD

MSP430G2553 interrupt processing function: [size=4]Interrupt handling function[/size] [size=4] [/size] [size=4]Process LED program in the interrupt handling function[/size] [size=4] [/size] [size=4]Compiler instructions[/size] [size=4]#pragma ...; Jacktang Microcontroller MCU

"Intel SoC FPGA Learning Experience" + Three mmap Examples in Eclipse under Linux: [i=s]This post was last edited by STM32F103 on 2019-6-2 22:23[/i] I referred to the mmap development driver application in Xiaomei's video tutorial. Since I use the DE10-Nano board, I made three corre...; STM32F103 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components