EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

1N3913

Description
Rectifier Diode, 1 Phase, 1 Element, 30A, 400V V(RRM), Silicon, DO-203AB, DO-203AB, 1 PIN
CategoryDiscrete semiconductor    diode   
File Size148KB,1 Pages
ManufacturerElectronic Transistors Corp
Download Datasheet Parametric View All

1N3913 Online Shopping

Suppliers Part Number Price MOQ In stock  
1N3913 - - View Buy Now

1N3913 Overview

Rectifier Diode, 1 Phase, 1 Element, 30A, 400V V(RRM), Silicon, DO-203AB, DO-203AB, 1 PIN

1N3913 Parametric

Parameter NameAttribute value
MakerElectronic Transistors Corp
Parts packaging codeDO-203AB
package instructionO-MUPM-D1
Contacts1
Reach Compliance Codeunknow
applicationGENERAL PURPOSE
ConfigurationSINGLE
Diode component materialsSILICON
Diode typeRECTIFIER DIODE
Maximum forward voltage (VF)1.4 V
JEDEC-95 codeDO-203AB
JESD-30 codeO-MUPM-D1
Number of components1
Phase1
Number of terminals1
Maximum operating temperature150 °C
Maximum output current30 A
Package body materialMETAL
Package shapeROUND
Package formPOST/STUD MOUNT
Certification statusNot Qualified
Maximum repetitive peak reverse voltage400 V
Maximum reverse recovery time0.2 µs
surface mountNO
Terminal formSOLDER LUG
Terminal locationUPPER
About USB2.0 plug-in and switch
Can I use a high-speed analog switch such as TS3USB31 to switch DM/DP? According to the 3.0 protocol, the complete insertion/removal process needs to detect the VBus timing, and if only the data line ...
Ejack1979 Integrated technical exchanges
[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communication
[Atria AT32WB415 Series Bluetooth BLE 5.0 MCU] + Bluetooth communicationBluetooth BLE Application NotesAfter checking the official website, I found the Bluetooth manual and started to learn and unders...
雨夜很凉快 RF/Wirelessly
xilinx vivado xdc constraint syntax
1. Purpose of Constraints Introduce the principle of FPGA constraints, understand that the purpose of constraints is to serve the design, to ensure that the design meets the timing requirements, and t...
zxopenljx EE_FPGA Learning Park
[AT-START-F403A Evaluation] VI. FreeRTOS system based on IAR security library (sLib) secondary development mode practice
[i=s]This post was last edited by uuxz99 on 2020-10-22 21:47[/i]In the process of implementing the slib function in the previous evaluation, due to the IAR crash problem, a compromise method was used ...
uuxz99 Domestic Chip Exchange
About the 2021 E-Sports Championship
[i=s]This post was last edited by Jacktang on 2021-8-9 08:26[/i]1. Notice on the designated devices for the sponsors of the 2021 TI Cup National Undergraduate Electronic Design Competition2. To ensure...
Jacktang Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号