PCF8574TS/3 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> PCF8574TS/3

PCF8574TS/3: Description8 I/O, PIA-GENERAL PURPOSE, PDSO20; CategoryThe embedded processor and controller Microcontrollers and processors; File Size806KB，33 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

PCF8574TS/3 Overview

8 I/O, PIA-GENERAL PURPOSE, PDSO20

PCF8574TS/3 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	SSOP
package instruction	LSSOP, SSOP20,.25
Contacts	20
Reach Compliance Code	compli
ECCN code	EAR99
JESD-30 code	R-PDSO-G20
JESD-609 code	e4
length	6.5 mm
Humidity sensitivity level	1
Number of digits	8
Number of I/O lines	8
Number of ports	1
Number of terminals	20
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	LSSOP
Encapsulate equivalent code	SSOP20,.25
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
power supply	3/5 V
Certification status	Not Qualified
Maximum seat height	1.5 mm
Maximum supply voltage	6 V
Minimum supply voltage	2.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form	GULL WING
Terminal pitch	0.65 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	4.4 mm
uPs/uCs/peripheral integrated circuit type	PARALLEL IO PORT, GENERAL PURPOSE

Preview

Download Datasheet

View All

PCF8574; PCF8574A

Remote 8-bit I/O expander for I

C-bus with interrupt

Rev. 5 — 27 May 2013

Product data sheet

1. General description

The PCF8574/74A provides general-purpose remote I/O expansion via the two-wire

bidirectional I

C-bus (serial clock (SCL), serial data (SDA)).

The devices consist of eight quasi-bidirectional ports, 100 kHz I

C-bus interface, three

hardware address inputs and interrupt output operating between 2.5 V and 6 V. The

quasi-bidirectional port can be independently assigned as an input to monitor interrupt

status or keypads, or as an output to activate indicator devices such as LEDs. System

master can read from the input port or write to the output port through a single register.

The low current consumption of 2.5

A

(typical, static) is great for mobile applications and

the latched output ports directly drive LEDs.

The PCF8574 and PCF8574A are identical, except for the different fixed portion of the

slave address. The three hardware address pins allow eight of each device to be on the

same I

C-bus, so there can be up to 16 of these I/O expanders PCF8574/74A together on

the same I

C-bus, supporting up to 128 I/Os (for example, 128 LEDs).

The active LOW open-drain interrupt output (INT) can be connected to the interrupt logic

of the microcontroller and is activated when any input state differs from its corresponding

input port register state. It is used to indicate to the microcontroller that an input state has

changed and the device needs to be interrogated without the microcontroller continuously

polling the input register via the I

C-bus.

The internal Power-On Reset (POR) initializes the I/Os as inputs with a weak internal

pull-up 100

A

current source.

2. Features and benefits



C-bus to parallel port expander



100 kHz I

C-bus interface (Standard-mode I

C-bus)



Operating supply voltage 2.5 V to 6 V with non-overvoltage tolerant I/O held to V

with 100

A

current source



8-bit remote I/O pins that default to inputs at power-up



Latched outputs directly drive LEDs



Total package sink capability of 80 mA



Active LOW open-drain interrupt output



Eight programmable slave addresses using three address pins



Low standby current (2.5

A

typical)



40 C

to +85

C

operation



ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per

JESD22-C101

PCF8574TS/3 Related Products

	PCF8574TS/3	PCF8574AP	PCF8574AT/3	PCF8574P	PCF8574T-3.518
Description	8 I/O, PIA-GENERAL PURPOSE, PDSO20	8 I/O, PIA-GENERAL PURPOSE, PDSO16	8 I/O, PIA-GENERAL PURPOSE, PDSO16	8 I/O, PIA-GENERAL PURPOSE, PDIP16	8 I/O, PIA-GENERAL PURPOSE, PDSO16
Number of ports	1	1	1	1	1
Number of terminals	20	16	16	16	16
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 Cel
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-40 Cel
surface mount	YES	NO	YES	NO	Yes
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal form	GULL WING	THROUGH-HOLE	GULL WING	THROUGH-HOLE	GULL WING
Terminal location	DUAL	DUAL	DUAL	DUAL	pair
Is it lead-free?	Lead free	Lead free	Lead free	Lead free	-
Is it Rohs certified?	conform to	conform to	conform to	conform to	-
Maker	NXP	NXP	NXP	NXP	-
Parts packaging code	SSOP	DIP	SOIC	DIP	-
package instruction	LSSOP, SSOP20,.25	DIP, DIP16,.3	SOP, SOP16,.4	DIP, DIP16,.3	-
Contacts	20	16	16	16	-
Reach Compliance Code	compli	unknow	compli	unknow	-
ECCN code	EAR99	EAR99	EAR99	EAR99	-
JESD-30 code	R-PDSO-G20	R-PDIP-T16	R-PDSO-G16	R-PDIP-T16	-
JESD-609 code	e4	e4	e4	e4	-
length	6.5 mm	21.6 mm	10.3 mm	21.6 mm	-
Number of digits	8	8	8	8	-
Number of I/O lines	8	8	8	8	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	LSSOP	DIP	SOP	DIP	-
Encapsulate equivalent code	SSOP20,.25	DIP16,.3	SOP16,.4	DIP16,.3	-
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	-
Package form	SMALL OUTLINE, LOW PROFILE, SHRINK PITCH	IN-LINE	SMALL OUTLINE	IN-LINE	-
Peak Reflow Temperature (Celsius)	260	NOT SPECIFIED	260	NOT SPECIFIED	-
power supply	3/5 V	3/5 V	3/5 V	3/5 V	-
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-
Maximum seat height	1.5 mm	4.7 mm	2.65 mm	4.7 mm	-
Maximum supply voltage	6 V	6 V	6 V	6 V	-
Minimum supply voltage	2.5 V	2.5 V	2.5 V	2.5 V	-
Nominal supply voltage	5 V	5 V	5 V	5 V	-
technology	CMOS	CMOS	CMOS	CMOS	-
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)	Nickel/Palladium/Gold (Ni/Pd/Au)	NICKEL PALLADIUM GOLD	Nickel/Palladium/Gold (Ni/Pd/Au)	-
Terminal pitch	0.65 mm	2.54 mm	1.27 mm	2.54 mm	-
Maximum time at peak reflow temperature	40	NOT SPECIFIED	30	NOT SPECIFIED	-
width	4.4 mm	7.62 mm	7.5 mm	7.62 mm	-
uPs/uCs/peripheral integrated circuit type	PARALLEL IO PORT, GENERAL PURPOSE	PARALLEL IO PORT, GENERAL PURPOSE	PARALLEL IO PORT, GENERAL PURPOSE	PARALLEL IO PORT, GENERAL PURPOSE	-

Recommended Resources

Asynchronous power generation wiring diagram

5V power regulator circuit with symmetrical output 02

Application circuit example circuit diagram

Charging circuit diagram with timing control using U2402B

Potted flower water shortage indicator

Op amp output current expansion circuit

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components