R0Z11035334M datasheet, PDF - EEWORLD Datasheet

R0Z11035334M: DescriptionAluminum Electrolytic Capacitor, Polarized, Aluminum, 35V, 20% +Tol, 20% -Tol, 330uF; CategoryPassive components capacitor; File Size117KB，3 Pages; ManufacturerEPCOS (TDK)

Download Datasheet Parametric View All

R0Z11035334M Overview

Aluminum Electrolytic Capacitor, Polarized, Aluminum, 35V, 20% +Tol, 20% -Tol, 330uF

Parameter Name	Attribute value
Maker	EPCOS (TDK)
package instruction	,
Reach Compliance Code	unknown
ECCN code	EAR99
capacitance	330 µF
Capacitor type	ALUMINUM ELECTROLYTIC CAPACITOR
diameter	10 mm
dielectric materials	ALUMINUM
length	20 mm
Manufacturer's serial number	CDZ11(35V)
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	105 °C
Minimum operating temperature	-55 °C
Package form	Radial
polarity	POLARIZED
positive tolerance	20%
Rated (DC) voltage (URdc)	35 V
series	CDZ11(35V)
Terminal pitch	5 mm

[Xianji HPM6750 Review] Running the Edge AI Framework - TFLM Benchmark: [i=s]This post was last edited by xusiwei1236 on 2022-6-25 23:40[/i]This article will introduce what TFLM is, then introduce the official TFLM benchmark, and how to run the TFLM benchmark on the HPM67...; xusiwei1236 Domestic Chip Exchange

Analysis of capacitor filtering and EMC rectification suggestions: [size=4]1. The filtering effect of capacitors[/size] [align=center][size=4] [/size][/align][size=4]That is, the larger the frequency f, the smaller the impedance Z of the capacitor. [/size] [size=4]Wh...; qwqwqw2088 Analogue and Mixed Signal

Signal Integrity Engineering in High-Speed Digital Circuit Systems: Translated from the 1997 high-performance system design conference . Original author Donald Telian Abstract : Unlike a mature discipline, signal integrity engineering methods and practices are not wel...; JasonYoo RF/Wirelessly

Verilog HDL models at different abstraction levels.pdf: Verilog HDL models at different abstraction levels.pdf...; zxopenljx EE_FPGA Learning Park

Asking for advice: How to deal with the bit error rate when using usart to RS485 for Huada chip HC32F460?: The figure shows the signal before the logic analyzer collects the 485 chip. The CS signal does not wrap the entire TX frame. The CS pull-up and pull-down settings are set before and after sending....; fengzc Domestic Chip Exchange

Integrated circuit naming method: Let's learn together...; wsxpl Test/Measurement

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components