EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

V62C218256L-35TI

Description
Standard SRAM, 32KX8, 35ns, CMOS, PDSO28, TSOP-28
Categorystorage    storage   
File Size49KB,11 Pages
ManufacturerMosel Vitelic Corporation ( MVC )
Websitehttp://www.moselvitelic.com
Download Datasheet Parametric View All

V62C218256L-35TI Overview

Standard SRAM, 32KX8, 35ns, CMOS, PDSO28, TSOP-28

V62C218256L-35TI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMosel Vitelic Corporation ( MVC )
Parts packaging codeTSOP
package instructionTSOP1, TSSOP28,.53,22
Contacts28
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum access time35 ns
I/O typeCOMMON
JESD-30 codeR-PDSO-G28
JESD-609 codee0
length11.8 mm
memory density262144 bit
Memory IC TypeSTANDARD SRAM
memory width8
Number of functions1
Number of terminals28
word count32768 words
character code32000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize32KX8
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP1
Encapsulate equivalent codeTSSOP28,.53,22
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Parallel/SerialPARALLEL
power supply2.5 V
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum standby current0.00002 A
Minimum standby current2 V
Maximum slew rate0.025 mA
Maximum supply voltage (Vsup)2.7 V
Minimum supply voltage (Vsup)2.3 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch0.55 mm
Terminal locationDUAL
width8 mm
MSP430Ware use notes to initialize XT1
1. Platform Description MSP430F5438 2. Why use MSPWare? Due to work reasons, STM32 is used more in school, and STM32 DriverLib is more convenient to use. When I first learned MSP430, I was back to the...
fish001 Microcontroller MCU
Arrow Electronics' award-winning live broadcast starts at 10:00 this morning: Intel FPGA Deep Learning Acceleration Technology
Arrow Electronics' award-winning live broadcast starts at 10:00 this morning: Intel FPGA Deep Learning Acceleration TechnologyClick here to enter the live broadcastLive broadcast time: 10:00-11:30 am,...
EEWORLD社区 FPGA/CPLD
Schematic diagram - How does this circuit achieve the self-locking function of the switch?
[i=s]This post was last edited by Plakatu on 2022-3-4 09:08[/i]The circuit is as shown above. Note: The switch is a touch switch and has no self-locking function. *************************************...
普拉卡图 Analog electronics
How to use an op amp to compare two states with different amplitudes
State 1: The input signal 24V changes to 0V-----the output is required to change from 1 to 0; State 2: The input signal changes from 0V to 10mV-----the output is required to change from 0 to 1;I am no...
sfcsdc Analog electronics
Design and implementation of digital instrument system based on RTOS and ISP functions
Abstract: Taking Atmel's AT89S52 single-chip microcontroller as the object, this paper introduces the hardware and software design of the digital instrument system based on RTOS (multi-task real-time ...
rain Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号