L1QN302126JS36 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> capacitor> L1QN302126JS36

L1QN302126JS36: DescriptionCeramic Capacitor, Ceramic,; CategoryPassive components capacitor; File Size7MB，21 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com

Download Datasheet Parametric View All

L1QN302126JS36 Overview

Ceramic Capacitor, Ceramic,

L1QN302126JS36 Parametric

Parameter Name	Attribute value
Maker	KEMET
package instruction	,
Reach Compliance Code	compliant
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
Number of terminals	2

L1QN302126JS36 Preview

Surface Mount and Through-Hole Multilayer Ceramic Chip Stacked Capacitors

KPS MIL Series, SMPS Stacked Capacitors,

MIL–PRF–49470, DSCC 87106, 25 – 1,000 VDC

(Commerical, Military and Space Grades)

Overview

KEMET Power Solutions (KPS) MIL Series ceramic

stacked capacitors are available in commercial, military

and space grades and are well suited for standard and

high reliability switch mode power supply (SMPS) and

pulse energy applications. Qualified under performance

specification MIL–PRF–49470, our military and space

grade products meet or exceed the requirements outlined

by DSCC (Defense Supply Center, Columbus) and are

available in both B (standard reliability) & T (high reliability)

product levels. MIL–PRF–49470 was developed as part

of a cooperative effort between the U.S. Military, NASA

and SMPS suppliers to produce a robust replacement to

cancelled DSCC Drawing 87106.

The KPS MIL Series is constructed using large chip

multilayer ceramic capacitors (MLCCs), horizontally

stacked and secured to a lead-frame termination system

using a high melting point (HMP) solder alloy. The lead frame

isolates the MLCCs from the printed circuit board (PCB) while

establishing a parallel circuit configuration. Mechanically

isolating the capacitors from the PCB improves mechanical

and thermal stress performance, while the parallel circuit

configuration allows for bulk capacitance in the same or

smaller design footprint.

Available in BX, BR, BQ, and X7R dielectrics, these devices are

available in unencapsulated styles in both surface mountable

and through-hole configurations. Their low Equivalent Series

Resistance (ESR) and Equivalent Series Inductance (ESL)

make them ideally suited for input and output filtering

of power supply as well as snubber applications. The

encapsulated styles are primarily used where increased

mechanical and environmental protection is required, such as

in avionics systems.

Benefits

• −55°C to +125°C operating temperature range

• High frequency performance

• Bulk capacitance in a reduced footprint

• MIL–PRF–49470 QPL

• Military Case Codes 3, 4 and 5

• Space Grade available (“T” Level)

• DSCC approved (87106)

• Commercial/Industrial Grade available

• Customer specific requirements available

• Low ESR and ESL

• High thermal stability

• High ripple current capability

• Higher reliability than aluminum electrolytic or tantalum

Applications

• Military

• Space

• Industrial

• Input and output filtering on power supplies – often found

on “capacitor banks“

• Snubber circuits

• Radar filtering (28 V/microwave burst)

Click image above for interactive 3D content

Open PDF in Adobe Reader for full functionality

One world. One KEMET

Fort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com

C1031_KPS_SMPS_49470_STACKS • 4/2/2019

Surface Mount and Through-Hole Multilayer Ceramic Chip Stacked Capacitors – KPS MIL Series, SMPS Stacked Capacitors

MIL–PRF–49470 Ordering Information

M49470

Performance Specification

Indicating MIL-PRF-49470

M49470 = B level

T49470 = T level

A T prefix is used in place of

the M for T level product.

474

Rated

Voltage

(VDC)

A = 50

B = 100

C = 200

E = 500

Lead

Configuration

N = Straight Pin

L = Formed L

J = Formed J

Dielectric

Performance Specification Sheet Number

Capacitance Capacitance

Classification/

Code (pF)

Tolerance

(Indicating MIL-PRF-49470/1)

Characteristic

Q = BQ

R = BR

X = BX

01 = Unencapsulated

Two

significant

digits and

number of

zeros

J = ±5%

K = ±10%

M = ±20%

Indicates performance and reliability requirements. "B" level represents standard reliability."T" level represents high reliability.

Please refer to performance specification sheet MIL–PRF–49470 for details regarding test levels. The latest revision of the specification sheet is

available through DSCC.

1, 3

Test level option "T" is not available on encapsulated stacked devices (i.e. MIL–PRF–49470/2).

Dielectric classification and characteristic details are outlined in the "Electrical Parameters" section of this document.

Lead configuration and dimension details are outlined in the "Dimensions" section of this document.

KPS MIL Series, SMPS Stacks Ordering Information

(Do not use this ordering code if a QPL MIL–SPEC part type is required. Please order using MIL–SPEC ordering code.

Details regarding MIL–PRF–49470 QPL ordering information is outlined above.)

Product Family

L1 = Unencapsulated

106

Testing Option

B = M49470 B level

T = M49470 T level

C = DSCC87106

S = Commercial

X = Non-standard

(Customer specific

requirements)

Maximum Height

Dimension (in.)

Unencapsulated

12 = 0.12"

24 = 0.24"

36 = 0.36"

48 = 0.48"

65 = 0.65"

Encapsulated

27 = 0.27"

39 = 0.39"

53 = 0.53"

66 = 0.66"

80 = 0.80"

Dielectric

Case Size/

Rated

Lead

Capacitance Capacitance

Classification/

Case Code

Voltage

Configuration

Code (pF)

Tolerance

Characteristic

(CC)

(VDC)

Q = BQ

R = BR

X = BX

W = X7R

N = Straight

L = Formed L

J = Formed J

30 = CC 3

40 = CC 4

50 = CC 5

3 = 25

Two

5 = 50

significant

1 = 100

digits and

2 = 200

number of

C = 500

zeros

B = 630

D = 1,000

J = ±5%

K = ±10%

M = ±20%

Test level option "T" is not available on encapsulated stacked devices, i.e., MIL–PRF–49470/2. If a QPL MIL–Spec part type is required, please order

using the MIL–Spec ordering code.

Dielectric classification and characteristic details are outlined in the "Electrical Parameters" section of this document.

Lead configuration and dimension details are outlined in the "Dimensions" section of this document. Additional lead configurations may be available.

Contact KEMET for details.

Indicates performance and reliability requirements. Testing option details are outlined in the "Performance & Reliability" section of this document.

Please refer to performance specification sheet MIL–PRF–49470 for additional details regarding test levels. The latest revision of the specification

sheet is available through DSCC.

DSCC Drawing 87106 was cancelled on 01/03/2005. MIL–PRF–49470 capacitors are preferred over DSCC Drawing 87106 capacitors.

Maximum height dimensions are provided in product tables 1A, 1B, and 1C of this document

1, 4

Ordering Information Requirements per DSCC Drawing 87106

DSCC Drawing 87106 was cancelled on 01/03/2005. Customers can continue to order per 87106 requirements using the original DSCC ordering code,i.e.,

87106–001.

When available, MIL–PRF–49470 devices are preferred over DSCC Drawing 87106. The MIL–PRF–49470 military specification product provides

additional quality assurance provisions that are not required by the DSCC drawing. These extra provisions create a more robust replacement.

Fort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com

C1031_KPS_SMPS_49470_STACKS • 4/2/2019

Surface Mount and Through-Hole Multilayer Ceramic Chip Stacked Capacitors – KPS MIL Series, SMPS Stacked Capacitors

(M49470/1 & L1) Product Dimensions – Inches (Millimeters)

Case

Code

Lead Spacing Length ±0.010

Width

±0.025 (0.635)

(0.250)

Minimum Maximum

0.450 (11.43)

0.400 (10.16)

0.250 (6.35)

0.500 (12.70)

0.440 (11.18)

0.300 (7.62)

0.950 (24.13) 1.075 (27.30)

Seating Plane

Height

±0.010 (0.250)

Maximum

0.055 (1.40)

Number of

Leads per

Side

Mounting

Technique

Solder reflow

only

Refer to

tables 1A & 1C

0.350 (8.89) 0.425 (10.80)

for specific

maximum A

0.224 (5.69) 0.275 (6.98)

dimension

Only applies to lead style "N" (straight).

1. Unless otherwise specified, tolerances are ±0.010" (0.25 mm).

2. Metric equivalents for C, D and E dimensions are provided for general information only.

3. For maximum B dimension, add 0.065" (1.65 mm) to the appropriate A dimension. For all lead styles, the number of chips is determined by the

capacitance and voltage rating.

4. For case code 5, dimensions shall be 0.100" (2.54 mm) maximum and 0.012” (0.30 mm) minimum.

5. Lead alignment within pin rows shall be within ±0.005" (0.13 mm).

Lead Configurations – Inches (Millimeters)

Lead Style

Symbol

Lead Style

(N) Straight

(L) Formed

(J) Formed

Lead Length

0.250 Minimum (6.35)

0.070±0.010 (1.78±0.25)

Additional lead configurations may be available. Contact KEMET for details.

Fort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com

C1031_KPS_SMPS_49470_STACKS • 4/2/2019

Surface Mount and Through-Hole Multilayer Ceramic Chip Stacked Capacitors – KPS MIL Series, SMPS Stacked Capacitors

Qualification Inspection Per MIL–PRF–49470

Inspection

Group I

Thermal shock and voltage

conditioning

Visual and mechanical

Inspection

Low temperature storage

Barometric pressure

Terminal strength

Voltage-temperature limits

Vibration, high frequency

Immersion

Shock, specified pulse

Resistance to soldering heat

Moisture resistance

DPA (T level only)

4.8.5

Test Method Paragraph

Group II

4.8.4

Group III

4.8.23

4.8.9

4.8.10

4.8.13.1

4.8.14

4.8.15

4.8.16

4.8.17

4.8.18

4.8.19

Group IV

Group V

Group VI

Group VII

Humidity, steady state, low voltage

4.8.21

(T level only)

Group VIII

Life

4.8.22

Environmental Compliance

These devices do not meet RoHS criteria

Fort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com

C1031_KPS_SMPS_49470_STACKS • 4/2/2019

Surface Mount and Through-Hole Multilayer Ceramic Chip Stacked Capacitors – KPS MIL Series, SMPS Stacked Capacitors

Electrical Parameters/Performance Characteristics: BQ Dielectric

Item

Operating Temperature Range

Capacitance Change with Reference to

+25°C and 0 VDC Applied (TCC)

Capacitance Change with Reference to

+25°C and 100% Rated VDC Applied

Aging Rate (Maximum % Capacitance Loss/Decade Hour)

Dielectric Withstanding Voltage (DWV)

Dissipation Factor (DF) Maximum Limit at 25ºC

Insulation Resistance (IR) Limit at 25°C

Insulation Resistance (IR) Limit at 125°C

−55°C to +125°C

±15%

+15%, −50%

250% of rated DC voltage for voltage rating < 500 V

150% of rated DC voltage for voltage rating of 500 V

(5±1 seconds and charge/discharge not exceeding 50 mA)

2.5%

1,000 megohm microfarads (minimum) or 100 GΩ

100 megohm microfarads (minimum) or 10 GΩ

Parameters/Characteristics

Regarding aging rate: Capacitance measurements (including tolerance) are indexed to a referee time of 1,000 hours.

To obtain IR limit, divide MΩ-µF value by the capacitance and compare to GΩ limit. Select the lower of the two limits.

Capacitance and dissipation factor (DF) measured under the following conditions:

1 kHz ±100 Hz at 1.0 Vrms ±0.2 Vrms

Note: When measuring capacitance it is important to ensure the set voltage level is held constant. The HP4284 and Agilent E4980 have a feature known

as Automatic Level Control (ALC). The ALC feature should be switched to "ON."

Electrical Parameters/Performance Characteristics: BR Dielectric

Item

Operating Temperature Range

Capacitance Change with Reference to

+25°C and 0 VDC Applied (TCC)

Capacitance Change with Reference to

+25°C and 100% Rated VDC Applied

Aging Rate (Maximum % Capacitance Loss/Decade Hour)

Dielectric Withstanding Voltage (DWV)

Dissipation Factor (DF) Maximum Limit at 25ºC

Insulation Resistance (IR) Limit at 25°C

Insulation Resistance (IR) Limit at 125°C

−55°C to +125°C

±15%

+15%, −40%

250% of rated DC voltage for voltage rating < 500 V

150% of rated DC voltage for voltage rating of 500 V

(5±1 seconds and charge/discharge not exceeding 50 mA)

2.5%

1,000 megohm microfarads (minimum) or 100 GΩ

100 megohm microfarads (minimum) or 10 GΩ

Parameters/Characteristics

Regarding aging rate: Capacitance measurements (including tolerance) are indexed to a referee time of 1,000 hours.

To obtain IR limit, divide MΩ-µF value by the capacitance and compare to GΩ limit. Select the lower of the two limits.

Capacitance and dissipation factor (DF) measured under the following conditions:

1 kHz ±100 Hz at 1.0 Vrms ±0.2 Vrms

Note: When measuring capacitance it is important to ensure the set voltage level is held constant. The HP4284 and Agilent E4980 have a feature known

as Automatic Level Control (ALC). The ALC feature should be switched to "ON."

Fort Lauderdale, FL 33301 USA • 954-766-2800 • www.kemet.com

C1031_KPS_SMPS_49470_STACKS • 4/2/2019

More (Only the first 5 pages are displayed. Please Download Datasheet to view the full content.) >

Recommended Resources

Multiple sets of colorful light chain circuits that flash in cycles Part 5

E1648 voltage controlled oscillator circuit diagram

Waveform generation integrated circuit BH3006 and application circuit

One 1.5v to one 120v/10MV DC voltage converter

Precise second pulse signal generator

Coding transmitter circuit composed of TC9148

A Study on the Circuit Design of SiGe BiCMOS Process for UWB Technology: 超宽频（Ultra Wide Band；UWB）是一种可实现短距离高速资料传输的技术，其应用主要有无线USB和音讯/视讯的传输。自从美国联邦通讯委员会（FCC）为UWB开放了从3.1到10.6GHz的工作频段以来，已经出现了多个旨在实现高速短距通讯系统的标准。在多频带OFDM联盟的一项建议中，将分配的频谱划分成QPSK-OFDM调制子频带，每个子频带为528MHz。按照该建议，在强制工作模式下，元...; JasonYoo RF/Wirelessly

Altium Designer 19.0.10 The shortcut key for aligning left is not available?: ...; btty038 PCB Design

TI reference circuit solution for electric vehicle power management: [i=s]This post was last edited by qwqwqw2088 on 2019-9-26 07:44[/i]a. High voltage step-down circuit LM5164 / LM5165In addition to the analog front end or secondary protection chip, the battery manage...; qwqwqw2088 Analogue and Mixed Signal

Sub-library: Motion Algorithm Library: Updated: December 24Development Platform Application Guide/Motion Algorithm Library Sublibrary:For more relevant resources, please visit the ST MEMS Device Resource Library: Click to enter...; nmg MEMS sensors

AD packaging for self-use HR911105A 100M and HR911130A 1000M network ports: AD packaging for self-use HR911105A 100M and HR911130A 1000M network ports The default direction is reverse, which can be converted to the front....; 机械老鼠 PCB Design

Serial port expansion: I found a broken circuit board under the table and saw a chip GM8125. The main function of this chip is to expand the serial port.GM8125 can expand a full-duplex standard serial port into 5 standard s...; 灞波儿奔 Microcontroller MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components