MT46H32M16LFBF-5IT:CTR datasheet, PDF

Datasheet> All Categories > storage> storage> MT46H32M16LFBF-5IT:CTR

MT46H32M16LFBF-5IT:CTR: DescriptionDDR DRAM, 32MX16, 5ns, CMOS, PBGA60, 8 X 9 MM, GREEN, PLASTIC, VFBGA-60; Categorystorage storage; File Size1MB，96 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/; Environmental Compliance

Download Datasheet Parametric Compare View All

MT46H32M16LFBF-5IT:CTR Overview

DDR DRAM, 32MX16, 5ns, CMOS, PBGA60, 8 X 9 MM, GREEN, PLASTIC, VFBGA-60

MT46H32M16LFBF-5IT:CTR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Micron Technology
package instruction	VFBGA,
Reach Compliance Code	compliant
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	5 ns
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B60
JESD-609 code	e1
length	9 mm
memory density	536870912 bit
Memory IC Type	DDR DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	60
word count	33554432 words
character code	32000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	32MX16
Package body material	PLASTIC/EPOXY
encapsulated code	VFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
Maximum seat height	1 mm
self refresh	YES
Maximum supply voltage (Vsup)	1.95 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	8 mm

Preview

Download Datasheet

View All

512Mb: x16, x32 Automotive LPDDR SDRAM

Features

Automotive LPDDR SDRAM

MT46H32M16LF – 8 Meg x 16 x 4 banks

MT46H16M32LF – 4 Meg x 32 x 4 banks

MT46H16M32LG – 4 Meg x 32 x 4 banks

Features

• V

DDQ

= 1.70–1.95V

• Bidirectional data strobe per byte of data (DQS)

• Internal, pipelined double data rate (DDR)

architecture; two data accesses per clock cycle

• Differential clock inputs (CK and CK#)

• Commands entered on each positive CK edge

• DQS edge-aligned with data for READs; center-

aligned with data for WRITEs

• 4 internal banks for concurrent operation

• Data masks (DM) for masking write data; one mask

per byte

• Programmable burst lengths (BL): 2, 4, 8, or 16

• Concurrent auto precharge option is supported

• Auto refresh and self refresh modes

• 1.8V LVCMOS-compatible inputs

• Temperature-compensated self refresh (TCSR)

• Partial-array self refresh (PASR)

• Deep power-down (DPD)

• Status read register (SRR)

• Selectable output drive strength (DS)

• Clock stop capability

• 64ms refresh, 32ms for automotive temperature

Table 1: Key Timing Parameters (CL = 3)

Speed Grade

-5

-6

Clock Rate

200 MHz

166 MHz

Access Time

5.0ns

Options

• V

DDQ

– 1.8V/1.8V

• Configuration

– 32 Meg x 16 (8 Meg x 16 x 4 banks)

– 16 Meg x 32 (4 Meg x 32 x 4 banks)

• Addressing

– JEDEC-standard addressing

• Plastic "green" package

– 60-ball VFBGA (8mm x 9mm)

– 90-ball VFBGA (8mm x 13mm)

• Timing – cycle time

– 5ns @ CL = 3 (200 MHz)

– 6ns @ CL = 3 (166 MHz)

• Power

– Standard I

DD2

DD6

– Low-power I

DD2

DD6

• Product certification

– Automotive

• Operating temperature range

– Industrial (–40˚C to +85˚C)

– Automotive (–40˚C to +105˚C)

• Design revision

Notes:

Marking

32M16

16M32

-5

-6

None

1. Only available for x16 configuration.

2. Only available for x32 configuration.

PDF: 09005aef846e285e

t67m_embedded_lpddr_512mb.pdf - Rev. D 2/14 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Products and specifications discussed herein are subject to change by Micron without notice.

512Mb: x16, x32 Automotive LPDDR SDRAM

Features

Contents

General Description ......................................................................................................................................... 8

Functional Block Diagrams ............................................................................................................................... 9

Ball Assignments ............................................................................................................................................ 11

Ball Descriptions ............................................................................................................................................ 13

Package Dimensions ....................................................................................................................................... 15

Electrical Specifications .................................................................................................................................. 17

Electrical Specifications – I

Parameters ........................................................................................................ 21

Electrical Specifications – AC Operating Conditions ......................................................................................... 27

Output Drive Characteristics ........................................................................................................................... 31

Functional Description ................................................................................................................................... 34

Commands .................................................................................................................................................... 35

DESELECT ................................................................................................................................................. 36

NO OPERATION ......................................................................................................................................... 36

LOAD MODE REGISTER ............................................................................................................................. 36

ACTIVE ...................................................................................................................................................... 36

READ ......................................................................................................................................................... 37

WRITE ....................................................................................................................................................... 38

PRECHARGE .............................................................................................................................................. 39

BURST TERMINATE ................................................................................................................................... 40

AUTO REFRESH ......................................................................................................................................... 40

SELF REFRESH ........................................................................................................................................... 41

DEEP POWER-DOWN ................................................................................................................................. 41

Truth Tables ................................................................................................................................................... 42

State Diagram ................................................................................................................................................ 47

Initialization .................................................................................................................................................. 48

Standard Mode Register .................................................................................................................................. 51

Burst Length .............................................................................................................................................. 52

Burst Type .................................................................................................................................................. 52

CAS Latency ............................................................................................................................................... 53

Operating Mode ......................................................................................................................................... 54

Extended Mode Register ................................................................................................................................. 55

Temperature-Compensated Self Refresh ...................................................................................................... 55

Partial-Array Self Refresh ............................................................................................................................ 56

Output Drive Strength ................................................................................................................................ 56

Status Read Register ....................................................................................................................................... 57

Bank/Row Activation ...................................................................................................................................... 59

READ Operation ............................................................................................................................................. 60

WRITE Operation ........................................................................................................................................... 71

PRECHARGE Operation .................................................................................................................................. 83

Auto Precharge ............................................................................................................................................... 83

Concurrent Auto Precharge ......................................................................................................................... 84

AUTO REFRESH Operation ............................................................................................................................. 89

SELF REFRESH Operation ............................................................................................................................... 90

Power-Down .................................................................................................................................................. 91

Deep Power-Down ..................................................................................................................................... 93

Clock Change Frequency ................................................................................................................................ 95

Revision History ............................................................................................................................................. 96

Rev. D – 02/14 ............................................................................................................................................. 96

Rev. C – 11/13 ............................................................................................................................................. 96

Rev. B – 03/13 ............................................................................................................................................. 96

PDF: 09005aef846e285e

t67m_embedded_lpddr_512mb.pdf - Rev. D 2/14 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

512Mb: x16, x32 Automotive LPDDR SDRAM

Features

List of Figures

Figure 1: 512Mb Mobile LPDDR Part Numbering .............................................................................................. 2

Figure 2: Functional Block Diagram (x16) ......................................................................................................... 9

Figure 3: Functional Block Diagram (x32) ....................................................................................................... 10

Figure 4: 60-Ball VFBGA – Top View, x16 only .................................................................................................. 11

Figure 5: 90-Ball VFBGA – Top View, x32 only .................................................................................................. 12

Figure 6: 60-Ball VFBGA (8mm x 9mm); Package Code: BF .............................................................................. 15

Figure 7: 90-Ball VFBGA (8mm x 13mm); Package Codes: B5 (SAC105), BQ (SAC305) ........................................ 16

Figure 8: SSTL Clock Input ............................................................................................................................. 19

Figure 9: Differential Clock Amplitude ........................................................................................................... 19

Figure 10: Typical Self Refresh Current vs. Temperature .................................................................................. 26

Figure 11: ACTIVE Command ........................................................................................................................ 37

Figure 12: READ Command ........................................................................................................................... 38

Figure 13: WRITE Command ......................................................................................................................... 39

Figure 14: PRECHARGE Command ................................................................................................................ 40

Figure 15: DEEP POWER-DOWN Command ................................................................................................... 41

Figure 16: Simplified State Diagram ............................................................................................................... 47

Figure 17: Initialize and Load Mode Registers ................................................................................................. 49

Figure 18: Alternate Initialization with CKE LOW ............................................................................................ 50

Figure 19: Standard Mode Register Definition ................................................................................................. 51

Figure 20: CAS Latency .................................................................................................................................. 54

Figure 21: Extended Mode Register ................................................................................................................ 55

Figure 22: Status Read Register Timing ........................................................................................................... 57

Figure 23: Status Register Definition .............................................................................................................. 58

Figure 24: READ Burst ................................................................................................................................... 61

Figure 25: Consecutive READ Bursts .............................................................................................................. 62

Figure 26: Nonconsecutive READ Bursts ........................................................................................................ 63

Figure 27: Random Read Accesses .................................................................................................................. 64

Figure 28: Terminating a READ Burst ............................................................................................................. 65

Figure 29: READ-to-WRITE ............................................................................................................................ 66

Figure 30: READ-to-PRECHARGE .................................................................................................................. 67

Figure 31: Data Output Timing –

DQSQ,

QH, and Data Valid Window (x16) .................................................... 68

Figure 32: Data Output Timing –

DQSQ,

QH, and Data Valid Window (x32) .................................................... 69

Figure 33: Data Output Timing –

AC and

DQSCK .......................................................................................... 70

Figure 34: Data Input Timing ......................................................................................................................... 72

Figure 35: Write – DM Operation .................................................................................................................... 73

Figure 36: WRITE Burst ................................................................................................................................. 74

Figure 37: Consecutive WRITE-to-WRITE ....................................................................................................... 75

Figure 38: Nonconsecutive WRITE-to-WRITE ................................................................................................. 75

Figure 39: Random WRITE Cycles .................................................................................................................. 76

Figure 40: WRITE-to-READ – Uninterrupting ................................................................................................. 77

Figure 41: WRITE-to-READ – Interrupting ...................................................................................................... 78

Figure 42: WRITE-to-READ – Odd Number of Data, Interrupting ..................................................................... 79

Figure 43: WRITE-to-PRECHARGE – Uninterrupting ....................................................................................... 80

Figure 44: WRITE-to-PRECHARGE – Interrupting ........................................................................................... 81

Figure 45: WRITE-to-PRECHARGE – Odd Number of Data, Interrupting .......................................................... 82

Figure 46: Bank Read – With Auto Precharge ................................................................................................... 85

Figure 47: Bank Read – Without Auto Precharge .............................................................................................. 86

Figure 48: Bank Write – With Auto Precharge .................................................................................................. 87

Figure 49: Bank Write – Without Auto Precharge ............................................................................................. 88

Figure 50: Auto Refresh Mode ........................................................................................................................ 89

PDF: 09005aef846e285e

t67m_embedded_lpddr_512mb.pdf - Rev. D 2/14 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

MT46H32M16LFBF-5IT:CTR Related Products

	MT46H32M16LFBF-5IT:CTR	MT46H32M16LFBF-6IT:CTR	MT46H16M32LFBQ-5AAT:C
Description	DDR DRAM, 32MX16, 5ns, CMOS, PBGA60, 8 X 9 MM, GREEN, PLASTIC, VFBGA-60	DDR DRAM, 32MX16, 5ns, CMOS, PBGA60, 8 X 9 MM, GREEN, PLASTIC, VFBGA-60	DDR DRAM, 16MX32, 5ns, CMOS, PBGA90, 8 X 13 MM, GREEN, PLASTIC, VFBGA-90
Is it Rohs certified?	conform to	conform to	conform to
package instruction	VFBGA,	VFBGA,	VFBGA, BGA90,9X15,32
Reach Compliance Code	compliant	unknown	compliant
ECCN code	EAR99	EAR99	EAR99
access mode	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
Maximum access time	5 ns	5 ns	5 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B60	R-PBGA-B60	R-PBGA-B90
JESD-609 code	e1	e1	e1
length	9 mm	9 mm	13 mm
memory density	536870912 bit	536870912 bit	536870912 bit
Memory IC Type	DDR DRAM	DDR DRAM	DDR DRAM
memory width	16	16	32
Number of functions	1	1	1
Number of ports	1	1	1
Number of terminals	60	60	90
word count	33554432 words	33554432 words	16777216 words
character code	32000000	32000000	16000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	85 °C	85 °C	105 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
organize	32MX16	32MX16	16MX32
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VFBGA	VFBGA	VFBGA
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260	260	260
Maximum seat height	1 mm	1 mm	1 mm
self refresh	YES	YES	YES
Maximum supply voltage (Vsup)	1.95 V	1.95 V	1.95 V
Minimum supply voltage (Vsup)	1.7 V	1.7 V	1.7 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V	1.8 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL	BALL	BALL
Terminal pitch	0.8 mm	0.8 mm	0.8 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	30	30	30
width	8 mm	8 mm	8 mm
Maker	Micron Technology	Micron Technology	-

Recommended Resources

Remote control circuit a composed of TDC1808

500W household AC voltage regulator circuit

LG Electronics MS-1977T, MS-1987T mechanical microwave oven circuit diagram

555 simple temperature controller (2)

Typical application circuit of TWL2213 (charging circuit)

Computer motherboard circuit diagram 815 5_20

Altium Designer 17,18,19 Export Coordinates Tutorial: Altium Designer 17, 18, and 19 changed the way coordinate files are exported. I changed an export method that has been used for more than ten years. Overall, the export seems to be a little freer, but...; qwqwqw2088 PCB Design

Line scan camera testing: I have been using FPGA to work with CameraLink these days, but have not been successful. There is a SelectIO IP in vivado, which contains the CameraLink protocol, but the collected data always has pro...; littleshrimp Integrated technical exchanges

[RVB2601 Creative Application Development] RVB2601 Development Environment Part 2: #Environment Setup##Development Environment RVB2601 recommends Jianchi CDK as the development environment. Jianchi CDK is Pingtou Ge's debugging IDE. It is based on the concept of minimalist developme...; caxfan XuanTie RISC-V Activity Zone

MCU serial communication program help: I just learned about timers and serial ports. The project requires that after pressing key1, the LED lights will turn on for 5 seconds and then turn off (timer timing), then when the serial port recei...; An_Ran 51mcu

When the TL5708 development board does not have a router, connect the PC and the development board with a network cable and place them in the same network segment to transfer files between them.: [i=s]This post was last edited by bqgup on 2021-3-16 20:44[/i] # When there is no router on the TL5708 development board, connect the PC and the development board with a network cable and place them i...; bqgup Innovation Lab

[Mil MYC-JX8MPQ Review] + Improve the sht20 reading on the QT side: I have used this sensor before when evaluating Mir MP157. Today I will continue to use this sensor to test our IMX8, and also record some problems in the process.According to the board description, we...; 流行科技 Special Edition for Assessment Centres

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components