MT46H32M16LFBF-6IT:CTR datasheet, PDF

Datasheet> All Categories > storage> storage> MT46H32M16LFBF-6IT:CTR

MT46H32M16LFBF-6IT:CTR: DescriptionDDR DRAM, 32MX16, 5ns, CMOS, PBGA60, 8 X 9 MM, GREEN, PLASTIC, VFBGA-60; Categorystorage storage; File Size1MB，96 Pages; ManufacturerMicron Technology; Websitehttp://www.mdtic.com.tw/; Environmental Compliance

Download Datasheet Parametric Compare View All

MT46H32M16LFBF-6IT:CTR Overview

DDR DRAM, 32MX16, 5ns, CMOS, PBGA60, 8 X 9 MM, GREEN, PLASTIC, VFBGA-60

MT46H32M16LFBF-6IT:CTR Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Micron Technology
package instruction	VFBGA,
Reach Compliance Code	unknown
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	5 ns
Other features	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B60
JESD-609 code	e1
length	9 mm
memory density	536870912 bit
Memory IC Type	DDR DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	60
word count	33554432 words
character code	32000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	32MX16
Package body material	PLASTIC/EPOXY
encapsulated code	VFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260
Maximum seat height	1 mm
self refresh	YES
Maximum supply voltage (Vsup)	1.95 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	8 mm

Preview

Download Datasheet

View All

512Mb: x16, x32 Automotive LPDDR SDRAM

Features

Automotive LPDDR SDRAM

MT46H32M16LF – 8 Meg x 16 x 4 banks

MT46H16M32LF – 4 Meg x 32 x 4 banks

MT46H16M32LG – 4 Meg x 32 x 4 banks

Features

• V

DDQ

= 1.70–1.95V

• Bidirectional data strobe per byte of data (DQS)

• Internal, pipelined double data rate (DDR)

architecture; two data accesses per clock cycle

• Differential clock inputs (CK and CK#)

• Commands entered on each positive CK edge

• DQS edge-aligned with data for READs; center-

aligned with data for WRITEs

• 4 internal banks for concurrent operation

• Data masks (DM) for masking write data; one mask

per byte

• Programmable burst lengths (BL): 2, 4, 8, or 16

• Concurrent auto precharge option is supported

• Auto refresh and self refresh modes

• 1.8V LVCMOS-compatible inputs

• Temperature-compensated self refresh (TCSR)

• Partial-array self refresh (PASR)

• Deep power-down (DPD)

• Status read register (SRR)

• Selectable output drive strength (DS)

• Clock stop capability

• 64ms refresh, 32ms for automotive temperature

Table 1: Key Timing Parameters (CL = 3)

Speed Grade

-5

-6

Clock Rate

200 MHz

166 MHz

Access Time

5.0ns

Options

• V

DDQ

– 1.8V/1.8V

• Configuration

– 32 Meg x 16 (8 Meg x 16 x 4 banks)

– 16 Meg x 32 (4 Meg x 32 x 4 banks)

• Addressing

– JEDEC-standard addressing

• Plastic "green" package

– 60-ball VFBGA (8mm x 9mm)

– 90-ball VFBGA (8mm x 13mm)

• Timing – cycle time

– 5ns @ CL = 3 (200 MHz)

– 6ns @ CL = 3 (166 MHz)

• Power

– Standard I

DD2

DD6

– Low-power I

DD2

DD6

• Product certification

– Automotive

• Operating temperature range

– Industrial (–40˚C to +85˚C)

– Automotive (–40˚C to +105˚C)

• Design revision

Notes:

Marking

32M16

16M32

-5

-6

None

1. Only available for x16 configuration.

2. Only available for x32 configuration.

PDF: 09005aef846e285e

t67m_embedded_lpddr_512mb.pdf - Rev. D 2/14 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

Products and specifications discussed herein are subject to change by Micron without notice.

512Mb: x16, x32 Automotive LPDDR SDRAM

Features

Contents

General Description ......................................................................................................................................... 8

Functional Block Diagrams ............................................................................................................................... 9

Ball Assignments ............................................................................................................................................ 11

Ball Descriptions ............................................................................................................................................ 13

Package Dimensions ....................................................................................................................................... 15

Electrical Specifications .................................................................................................................................. 17

Electrical Specifications – I

Parameters ........................................................................................................ 21

Electrical Specifications – AC Operating Conditions ......................................................................................... 27

Output Drive Characteristics ........................................................................................................................... 31

Functional Description ................................................................................................................................... 34

Commands .................................................................................................................................................... 35

DESELECT ................................................................................................................................................. 36

NO OPERATION ......................................................................................................................................... 36

LOAD MODE REGISTER ............................................................................................................................. 36

ACTIVE ...................................................................................................................................................... 36

READ ......................................................................................................................................................... 37

WRITE ....................................................................................................................................................... 38

PRECHARGE .............................................................................................................................................. 39

BURST TERMINATE ................................................................................................................................... 40

AUTO REFRESH ......................................................................................................................................... 40

SELF REFRESH ........................................................................................................................................... 41

DEEP POWER-DOWN ................................................................................................................................. 41

Truth Tables ................................................................................................................................................... 42

State Diagram ................................................................................................................................................ 47

Initialization .................................................................................................................................................. 48

Standard Mode Register .................................................................................................................................. 51

Burst Length .............................................................................................................................................. 52

Burst Type .................................................................................................................................................. 52

CAS Latency ............................................................................................................................................... 53

Operating Mode ......................................................................................................................................... 54

Extended Mode Register ................................................................................................................................. 55

Temperature-Compensated Self Refresh ...................................................................................................... 55

Partial-Array Self Refresh ............................................................................................................................ 56

Output Drive Strength ................................................................................................................................ 56

Status Read Register ....................................................................................................................................... 57

Bank/Row Activation ...................................................................................................................................... 59

READ Operation ............................................................................................................................................. 60

WRITE Operation ........................................................................................................................................... 71

PRECHARGE Operation .................................................................................................................................. 83

Auto Precharge ............................................................................................................................................... 83

Concurrent Auto Precharge ......................................................................................................................... 84

AUTO REFRESH Operation ............................................................................................................................. 89

SELF REFRESH Operation ............................................................................................................................... 90

Power-Down .................................................................................................................................................. 91

Deep Power-Down ..................................................................................................................................... 93

Clock Change Frequency ................................................................................................................................ 95

Revision History ............................................................................................................................................. 96

Rev. D – 02/14 ............................................................................................................................................. 96

Rev. C – 11/13 ............................................................................................................................................. 96

Rev. B – 03/13 ............................................................................................................................................. 96

PDF: 09005aef846e285e

t67m_embedded_lpddr_512mb.pdf - Rev. D 2/14 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

512Mb: x16, x32 Automotive LPDDR SDRAM

Features

List of Figures

Figure 1: 512Mb Mobile LPDDR Part Numbering .............................................................................................. 2

Figure 2: Functional Block Diagram (x16) ......................................................................................................... 9

Figure 3: Functional Block Diagram (x32) ....................................................................................................... 10

Figure 4: 60-Ball VFBGA – Top View, x16 only .................................................................................................. 11

Figure 5: 90-Ball VFBGA – Top View, x32 only .................................................................................................. 12

Figure 6: 60-Ball VFBGA (8mm x 9mm); Package Code: BF .............................................................................. 15

Figure 7: 90-Ball VFBGA (8mm x 13mm); Package Codes: B5 (SAC105), BQ (SAC305) ........................................ 16

Figure 8: SSTL Clock Input ............................................................................................................................. 19

Figure 9: Differential Clock Amplitude ........................................................................................................... 19

Figure 10: Typical Self Refresh Current vs. Temperature .................................................................................. 26

Figure 11: ACTIVE Command ........................................................................................................................ 37

Figure 12: READ Command ........................................................................................................................... 38

Figure 13: WRITE Command ......................................................................................................................... 39

Figure 14: PRECHARGE Command ................................................................................................................ 40

Figure 15: DEEP POWER-DOWN Command ................................................................................................... 41

Figure 16: Simplified State Diagram ............................................................................................................... 47

Figure 17: Initialize and Load Mode Registers ................................................................................................. 49

Figure 18: Alternate Initialization with CKE LOW ............................................................................................ 50

Figure 19: Standard Mode Register Definition ................................................................................................. 51

Figure 20: CAS Latency .................................................................................................................................. 54

Figure 21: Extended Mode Register ................................................................................................................ 55

Figure 22: Status Read Register Timing ........................................................................................................... 57

Figure 23: Status Register Definition .............................................................................................................. 58

Figure 24: READ Burst ................................................................................................................................... 61

Figure 25: Consecutive READ Bursts .............................................................................................................. 62

Figure 26: Nonconsecutive READ Bursts ........................................................................................................ 63

Figure 27: Random Read Accesses .................................................................................................................. 64

Figure 28: Terminating a READ Burst ............................................................................................................. 65

Figure 29: READ-to-WRITE ............................................................................................................................ 66

Figure 30: READ-to-PRECHARGE .................................................................................................................. 67

Figure 31: Data Output Timing –

DQSQ,

QH, and Data Valid Window (x16) .................................................... 68

Figure 32: Data Output Timing –

DQSQ,

QH, and Data Valid Window (x32) .................................................... 69

Figure 33: Data Output Timing –

AC and

DQSCK .......................................................................................... 70

Figure 34: Data Input Timing ......................................................................................................................... 72

Figure 35: Write – DM Operation .................................................................................................................... 73

Figure 36: WRITE Burst ................................................................................................................................. 74

Figure 37: Consecutive WRITE-to-WRITE ....................................................................................................... 75

Figure 38: Nonconsecutive WRITE-to-WRITE ................................................................................................. 75

Figure 39: Random WRITE Cycles .................................................................................................................. 76

Figure 40: WRITE-to-READ – Uninterrupting ................................................................................................. 77

Figure 41: WRITE-to-READ – Interrupting ...................................................................................................... 78

Figure 42: WRITE-to-READ – Odd Number of Data, Interrupting ..................................................................... 79

Figure 43: WRITE-to-PRECHARGE – Uninterrupting ....................................................................................... 80

Figure 44: WRITE-to-PRECHARGE – Interrupting ........................................................................................... 81

Figure 45: WRITE-to-PRECHARGE – Odd Number of Data, Interrupting .......................................................... 82

Figure 46: Bank Read – With Auto Precharge ................................................................................................... 85

Figure 47: Bank Read – Without Auto Precharge .............................................................................................. 86

Figure 48: Bank Write – With Auto Precharge .................................................................................................. 87

Figure 49: Bank Write – Without Auto Precharge ............................................................................................. 88

Figure 50: Auto Refresh Mode ........................................................................................................................ 89

PDF: 09005aef846e285e

t67m_embedded_lpddr_512mb.pdf - Rev. D 2/14 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

MT46H32M16LFBF-6IT:CTR Related Products

	MT46H32M16LFBF-6IT:CTR	MT46H32M16LFBF-5IT:CTR	MT46H16M32LFBQ-5AAT:C
Description	DDR DRAM, 32MX16, 5ns, CMOS, PBGA60, 8 X 9 MM, GREEN, PLASTIC, VFBGA-60	DDR DRAM, 32MX16, 5ns, CMOS, PBGA60, 8 X 9 MM, GREEN, PLASTIC, VFBGA-60	DDR DRAM, 16MX32, 5ns, CMOS, PBGA90, 8 X 13 MM, GREEN, PLASTIC, VFBGA-90
Is it Rohs certified?	conform to	conform to	conform to
package instruction	VFBGA,	VFBGA,	VFBGA, BGA90,9X15,32
Reach Compliance Code	unknown	compliant	compliant
ECCN code	EAR99	EAR99	EAR99
access mode	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST	FOUR BANK PAGE BURST
Maximum access time	5 ns	5 ns	5 ns
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH
JESD-30 code	R-PBGA-B60	R-PBGA-B60	R-PBGA-B90
JESD-609 code	e1	e1	e1
length	9 mm	9 mm	13 mm
memory density	536870912 bit	536870912 bit	536870912 bit
Memory IC Type	DDR DRAM	DDR DRAM	DDR DRAM
memory width	16	16	32
Number of functions	1	1	1
Number of ports	1	1	1
Number of terminals	60	60	90
word count	33554432 words	33554432 words	16777216 words
character code	32000000	32000000	16000000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	85 °C	85 °C	105 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C
organize	32MX16	32MX16	16MX32
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VFBGA	VFBGA	VFBGA
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	260	260	260
Maximum seat height	1 mm	1 mm	1 mm
self refresh	YES	YES	YES
Maximum supply voltage (Vsup)	1.95 V	1.95 V	1.95 V
Minimum supply voltage (Vsup)	1.7 V	1.7 V	1.7 V
Nominal supply voltage (Vsup)	1.8 V	1.8 V	1.8 V
surface mount	YES	YES	YES
technology	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL	BALL	BALL
Terminal pitch	0.8 mm	0.8 mm	0.8 mm
Terminal location	BOTTOM	BOTTOM	BOTTOM
Maximum time at peak reflow temperature	30	30	30
width	8 mm	8 mm	8 mm
Maker	Micron Technology	Micron Technology	-

Recommended Resources

Three-phase motor forward and reverse control substitution circuit

MJE13005×2 electronic ballast circuit diagram

Grid frequency square wave generator circuit diagram

9V nickel-cadmium battery charging circuit diagram

temperature regulation circuit

IGBT centralized overcurrent protection schematic diagram

WPG Live Broadcast Registration | Thundercomm, Lianda, Qualcomm IOT Platform Solutions and Success Stories: The development of IoT technology has brought changes to all walks of life, business models and people's life experience. In this seminar, Thundercomm will introduce how to use multi-technological inn...; EEWORLD社区 Integrated technical exchanges

The rain is a surprise in spring, the valley is clear, the summer is full of grains, and the summer heat is connected: Grain full moon is here. I felt like I just celebrated a spring festival, but now it’s already Grain full moon~~ I feel like time flies~~~"Spring rain brings spring and clear days, summer is full of g...; okhxyyo Talking

[Anxinke NB-IoT Development Board EC-01F-Kit] 4. Serial port MQTT networking and information sending and receiving test: In the application of Internet of Things, MQTT transmission is very common, and most of my works also use MQTT for transmission. First, open the NB-IOT AT manual and look at the section 3.5 MQTT comma...; kit7828 RF/Wirelessly

Microchip Live FAQ｜ADAS Platform Root of Trust: Live Topic: Microchip Live | ADAS Platform Root of TrustContent Introduction: Computers and other software-driven products have become integrated into almost every aspect of modern life. Even the cars...; EEWORLD社区 Security Electronics

Current sampling: Current sampling The load current is instantaneous, ≤90mA, with a frequency of 2-100HZ, which is a low-frequency pulse current. The microcontroller is powered by 3.3V. Question: What is the appropriat...; QWE4562009 Discrete Device

"Non-textbook" analysis of transistors, forget about forward bias and reverse bias!: Whatever positive or negative bias, get out of here!!! The transistor has three working states: cut-off, amplification, and saturation. The amplification state is very complicated and is mostly used i...; 赵玉田 DIY/Open Source Hardware

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components