EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CY7C187A-15VCR

Description
Standard SRAM, 64KX1, 15ns, CMOS, PDSO24, PLASTIC, SOJ-24
Categorystorage    storage   
File Size213KB,9 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric View All

CY7C187A-15VCR Overview

Standard SRAM, 64KX1, 15ns, CMOS, PDSO24, PLASTIC, SOJ-24

CY7C187A-15VCR Parametric

Parameter NameAttribute value
MakerCypress Semiconductor
Parts packaging codeSOJ
package instructionSOJ,
Contacts24
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum access time15 ns
Other featuresAUTOMATIC POWER-DOWN
JESD-30 codeR-PDSO-J24
JESD-609 codee0
length15.367 mm
memory density65536 bit
Memory IC TypeSTANDARD SRAM
memory width1
Number of functions1
Number of ports1
Number of terminals24
word count65536 words
character code64000
Operating modeASYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize64KX1
Output characteristics3-STATE
ExportableNO
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height3.556 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN LEAD
Terminal formJ BEND
Terminal pitch1.27 mm
Terminal locationDUAL
width7.5057 mm
Filtering Problems in H-bridge Driving Circuit
This is a three-phase motor H-bridge drive circuit.In the filter circuit composed of D1 and C1 in the figure, why is there a resistor R1 in parallel? My analysis is that it is intended to form a volta...
bigbat Power technology
FPGA Competition Adventure Detailed Explanation.pdf
FPGA Competition Adventure Detailed Explanation.pdf...
zxopenljx EE_FPGA Learning Park
Selected Design Calculations for Switching Power Supplies and LED Lighting
This book organically combines switching power supplies with LED driver power supplies, and comprehensively and systematically introduces the knowledge of LED driver lighting, as well as the selection...
arui1999 Download Centre
Xilinx FPGA application advanced general IP core detailed explanation and design development
This book is basically impossible to buy, and there is very little information about it online....
heningbo FPGA/CPLD
Buck average current control small signal model
Does anyone have a small signal model for buck dual-loop control? The outer loop voltage loop, the inner loop current loop, and the average current model?...
996618193 Power technology
Wave absorbing materials produced in Japan
The following figure shows the cross section of the sturdy coating film of Borus seen under a microscope. The cross section of the coating film of the copper series coating. The cross section of the c...
JasonYoo RF/Wirelessly

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号