S5440W/883B datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > logic> logic> S5440W/883B

Preview

S5440W/883B: DescriptionNAND Gate, TTL, CDFP14; Categorylogic logic; File Size151KB，3 Pages; ManufacturerPhilips Semiconductors (NXP Semiconductors N.V.); Websitehttps://www.nxp.com/

Download Datasheet Parametric Compare View All

S5440W/883B Overview

NAND Gate, TTL, CDFP14

S5440W/883B Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Philips Semiconductors (NXP Semiconductors N.V.)
package instruction	DFP, FL14,.3
Reach Compliance Code	unknown
JESD-30 code	R-XDFP-F14
JESD-609 code	e0
Logic integrated circuit type	NAND GATE
MaximumI(ol)	0.048 A
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC
encapsulated code	DFP
Encapsulate equivalent code	FL14,.3
Package shape	RECTANGULAR
Package form	FLATPACK
power supply	5 V
Maximum supply current (ICC)	27 mA
Prop。Delay @ Nom-Sup	22 ns
Certification status	Not Qualified
Schmitt trigger	NO
Filter level	MIL-STD-883 Class B (Modified)
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Base Number Matches	1

Preview

Download Datasheet

View All

S5440W/883B Related Products

	S5440W/883B	S54LS40W	N74LS40A	N7440F	N74LS40FB	S5440W	S5440F
Description	NAND Gate, TTL, CDFP14	NAND Gate, TTL, CDFP14	NAND Gate, TTL, PDIP14	NAND Gate, TTL, CDIP14	NAND Gate, TTL, CDIP14	NAND Gate, TTL, CDFP14	NAND Gate, TTL, CDIP14
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible	incompatible
package instruction	DFP, FL14,.3	DFP, FL14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DIP, DIP14,.3	DFP, FL14,.3	DIP, DIP14,.3
Reach Compliance Code	unknown	unknown	unknown	unknown	unknown	unknown	unknown
JESD-30 code	R-XDFP-F14	R-XDFP-F14	R-PDIP-T14	R-XDIP-T14	R-XDIP-T14	R-XDFP-F14	R-XDIP-T14
JESD-609 code	e0	e0	e0	e0	e0	e0	e0
Logic integrated circuit type	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE	NAND GATE
MaximumI(ol)	0.048 A	0.024 A	0.024 A	0.048 A	0.024 A	0.048 A	0.048 A
Number of terminals	14	14	14	14	14	14	14
Maximum operating temperature	125 °C	125 °C	70 °C	70 °C	70 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-	-	-	-55 °C	-55 °C
Package body material	CERAMIC	CERAMIC	PLASTIC/EPOXY	CERAMIC	CERAMIC	CERAMIC	CERAMIC
encapsulated code	DFP	DFP	DIP	DIP	DIP	DFP	DIP
Encapsulate equivalent code	FL14,.3	FL14,.3	DIP14,.3	DIP14,.3	DIP14,.3	FL14,.3	DIP14,.3
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	FLATPACK	IN-LINE	IN-LINE	IN-LINE	FLATPACK	IN-LINE
power supply	5 V	5 V	5 V	5 V	5 V	5 V	5 V
Maximum supply current (ICC)	27 mA	6 mA	6 mA	27 mA	6 mA	27 mA	27 mA
Prop。Delay @ Nom-Sup	22 ns	24 ns	24 ns	22 ns	24 ns	22 ns	22 ns
Schmitt trigger	NO	NO	NO	NO	NO	NO	NO
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	NO	NO	NO	YES	NO
technology	TTL	TTL	TTL	TTL	TTL	TTL	TTL
Temperature level	MILITARY	MILITARY	COMMERCIAL	COMMERCIAL	COMMERCIAL	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	FLAT	FLAT	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	FLAT	THROUGH-HOLE
Terminal pitch	1.27 mm	1.27 mm	2.54 mm	2.54 mm	2.54 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maker	Philips Semiconductors (NXP Semiconductors N.V.)	-	Philips Semiconductors (NXP Semiconductors N.V.)	Philips Semiconductors (NXP Semiconductors N.V.)	Philips Semiconductors (NXP Semiconductors N.V.)	Philips Semiconductors (NXP Semiconductors N.V.)	Philips Semiconductors (NXP Semiconductors N.V.)
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified	Not Qualified

Recommended Resources

Light-controlled anti-theft alarm circuit using photosensitive diode a

Adjustable width rectangular wave generator circuit

Current limited circuit diagram

STK4102II audio IC circuit diagram

Electronic automatic balance recorder signal generator circuit

Single stage PFC circuit

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components