5962-8875701EA datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > Analog mixed-signal IC> The signal circuit> 5962-8875701EA

5962-8875701EA: DescriptionHigh Speed CMOS Logic Phase-Locked-Loop with VCO 16-CDIP -55 to 125; CategoryAnalog mixed-signal IC The signal circuit; File Size926KB，34 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric Compare

5962-8875701EA Overview

High Speed CMOS Logic Phase-Locked-Loop with VCO 16-CDIP -55 to 125

5962-8875701EA Parametric

Parameter Name	Attribute value
Brand Name	Texas Instruments
Maker	Texas Instruments
Parts packaging code	DIP
package instruction	DIP, DIP16,.3
Contacts	16
Reach Compliance Code	not_compliant
Factory Lead Time	1 week
Analog Integrated Circuits - Other Types	PHASE LOCKED LOOP
JESD-30 code	R-GDIP-T16
JESD-609 code	e0
length	21.34 mm
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Qualified
Filter level	MIL-STD-883
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm

5962-8875701EA Related Products

	5962-8875701EA	5962-8960901EA	CD54HC4046AF	CD54HC4046AF3A	CD54HCT4046AF3A	CD54HC4046A	CD54HCT4046A	CD74HC4046A	CD74HCT4046A
Description	High Speed CMOS Logic Phase-Locked-Loop with VCO 16-CDIP -55 to 125	High Speed CMOS Logic Phase-Locked-Loop with VCO 16-CDIP -55 to 125	High Speed CMOS Logic Phase-Locked-Loop with VCO 16-CDIP -55 to 125	High Speed CMOS Logic Phase-Locked-Loop with VCO 16-CDIP -55 to 125	High Speed CMOS Logic Phase-Locked-Loop with VCO 16-CDIP -55 to 125	CD54HC4046A High Speed CMOS Logic Phase-Locked-Loop with VCO	CD54HCT4046A High Speed CMOS Logic Phase-Locked-Loop with VCO	CD74HC4046A High Speed CMOS Logic Phase-Locked-Loop with VCO	CD74HCT4046A High Speed CMOS Logic Phase-Locked-Loop with VCO
Brand Name	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	-	-	-	-
Maker	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	Texas Instruments	-	-	-	-
Parts packaging code	DIP	DIP	DIP	DIP	DIP	-	-	-	-
package instruction	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3	DIP, DIP16,.3	-	-	-	-
Contacts	16	16	16	16	16	-	-	-	-
Reach Compliance Code	not_compliant	not_compliant	not_compliant	not_compliant	not_compliant	-	-	-	-
Factory Lead Time	1 week	6 weeks	6 weeks	6 weeks	6 weeks	-	-	-	-
Analog Integrated Circuits - Other Types	PHASE LOCKED LOOP	PHASE LOCKED LOOP	PHASE LOCKED LOOP	PHASE LOCKED LOOP	PHASE LOCKED LOOP	-	-	-	-
JESD-30 code	R-GDIP-T16	R-GDIP-T16	R-GDIP-T16	R-GDIP-T16	R-GDIP-T16	-	-	-	-
JESD-609 code	e0	e0	e0	e0	e0	-	-	-	-
length	21.34 mm	21.34 mm	21.34 mm	21.34 mm	21.34 mm	-	-	-	-
Number of functions	1	1	1	1	1	-	-	-	-
Number of terminals	16	16	16	16	16	-	-	-	-
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C	-	-	-	-
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C	-	-	-	-
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	-	-	-	-
encapsulated code	DIP	DIP	DIP	DIP	DIP	-	-	-	-
Encapsulate equivalent code	DIP16,.3	DIP16,.3	DIP16,.3	DIP16,.3	DIP16,.3	-	-	-	-
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	-	-	-
Package form	IN-LINE	IN-LINE	IN-LINE	IN-LINE	IN-LINE	-	-	-	-
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-	-	-
power supply	5 V	2/6 V	2/6 V	2/6 V	5 V	-	-	-	-
Certification status	Qualified	Qualified	Not Qualified	Not Qualified	Not Qualified	-	-	-	-
Maximum seat height	5.08 mm	5.08 mm	5.08 mm	5.08 mm	5.08 mm	-	-	-	-
Maximum supply voltage (Vsup)	5.5 V	6 V	6 V	6 V	5.5 V	-	-	-	-
Minimum supply voltage (Vsup)	4.5 V	2 V	2 V	2 V	4.5 V	-	-	-	-
Nominal supply voltage (Vsup)	5 V	3 V	3 V	3 V	5 V	-	-	-	-
surface mount	NO	NO	NO	NO	NO	-	-	-	-
technology	CMOS	CMOS	CMOS	CMOS	CMOS	-	-	-	-
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY	-	-	-	-
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	-	-	-	-
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	-	-	-	-
Terminal pitch	2.54 mm	2.54 mm	2.54 mm	2.54 mm	2.54 mm	-	-	-	-
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	-	-	-	-
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	-	-	-	-
width	7.62 mm	7.62 mm	7.62 mm	7.62 mm	7.62 mm	-	-	-	-

Recommended Resources

Oscillation circuit diagram of a multivibrator

DC/DC converter circuit diagram of primary ZVS and secondary ZVS synchronous rectification controlled by ISL6752

6-bit static display circuit

Bistable flip-flop practical circuit d

Zero-voltage switching thermostat circuit (2)

6V battery automatic charger circuit for emergency lights 2

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components