EEWORLDEEWORLDEEWORLD

Part Number

Search

ACDM-50J

Description
Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO8, LOW PROFILE, PLASTIC, SMD-14/8
Categorylogic    logic   
File Size33KB,1 Pages
ManufacturerRhombus Industries, Inc.
Websitehttp://www.rhombus-ind.com/
Download Datasheet Parametric View All

ACDM-50J Overview

Active Delay Line, 1-Func, 5-Tap, True Output, CMOS, PDSO8, LOW PROFILE, PLASTIC, SMD-14/8

ACDM-50J Parametric

Parameter NameAttribute value
MakerRhombus Industries, Inc.
Parts packaging codeSOIC
package instructionLOW PROFILE, PLASTIC, SMD-14/8
Contacts8
Reach Compliance Codeunknown
seriesACT
JESD-30 codeR-PDSO-J8
Logic integrated circuit typeACTIVE DELAY LINE
Number of functions1
Number of taps/steps5
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output polarityTRUE
Package body materialPLASTIC/EPOXY
encapsulated codeSOJ
Package shapeRECTANGULAR
Package formSMALL OUTLINE
programmable delay lineNO
Certification statusNot Qualified
Maximum seat height6.73 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formJ BEND
Terminal pitch2.54 mm
Terminal locationDUAL
Total delay nominal (td)50 ns
Base Number Matches1
ACDM
Series
Advanced CMOS Logic
Buffered 5-Tap Delay Modules
74ACT type input is compatible with TTL
Low Profile 14-Pin Package
Two Surface Mount Versions
Available in Low Voltage CMOS
74LVC Logic version LVIDM Series
5 Equal Delay Taps
Operating Temp. -40
O
C to +85
O
C
Outputs can Source / Sink 24 mA
Electrical Specifications at 25
O
C
Tap Delay Tolerances +/- 5% or 2ns (+/- 1ns <13ns)
74ACT 5 Tap
14-pin DIP P/N
Tap 1
Tap 2
Tap 3
Tap 4
Total - Tap 5
ACDM-30
ACDM-35
ACDM-40
ACDM-50
ACDM-60
ACDM-75
ACDM-80
ACDM-100
ACDM-125
ACDM-150
ACDM-200
ACDM-250
6.0
7.0
8.0
10.0
12.0
15.0
16.0
20.0
25.0
30.0
40.0
50.0
12.0
14.0
16.0
20.0
24.0
30.0
32.0
40.0
50.0
60.0
80.0
100.0
18.0
21.0
24.0
30.0
36.0
45.0
48.0
60.0
75.0
90.0
120.0
150.0
24.0
28.0
32.0
40.0
48.0
60.0
64.0
80.0
100.0
120.0
160.0
200.0
30 ± 2.0
35 ± 2.0
40 ± 2.0
50 ± 2.5
60 ± 3.0
75 ± 3.75
80 ± 4.0
100 ± 5.0
125 ± 6.25
150 ± 7.5
200 ± 10.0
250 ± 12.5
Tap-to-Tap
(ns)
ACDM
14-Pin Schematic
Vcc
14
Tap1
12
Tap3
10
Tap5
8
6 ± 2.0
7 ± 2.0
8 ± 2.0
10 ± 2.0
12 ± 2.0
15 ± 2.5
16 ± 3.0
20 ± 3.0
25 ± 3.0
30 ± 3.0
40 ± 4.0
50 ± 5.0
1
IN
4
Tap2
6
Tap4
7
GND
Dimensions in Inches (mm)
TEST CONDITIONS
-- Advanced CMOS, 74ACT
V
CC
Supply Voltage ................................................ 5.00VDC
Input Pulse Voltage ................................................... 3.00V
Input Pulse Rise Time ....................................... 3.0 ns max.
Input Pulse Width / Period ........................... 1000 / 2000 ns
1. Measurements made at 25
O
C
2. Delay Times measured at 1.50V level of input to
+2.50V level of Output on leading edge.
3. Rise Times measured from 10% to 90% points.
4. 50pf probe and fixture load on output under test.
.020
(0.51)
TYP.
.785
(19.94)
MAX.
.285
(7.24)
MAX.
.250
.020 (6.35)
(0.51) MAX.
.120
(3.05)
MIN.
.050
(1.27)
TYP.
DIP
DIP
.008 R
(0.20)
.010
(0.25)
TYP.
.300
(7.62)
.365
(9.27)
MAX.
.100
(2.54)
TYP.
OPERATING SPECIFICATIONS
Supply Voltage, V
CC
...................................... 5.00
±
0.50 VDC
Supply Current, I
CC
........................... 14 mA typ., 28 mA max.
I
CCH
, V
IN
= V
CC
, V
CC
= 5.5V ............................. 40
µA
typ.
I
CCL
, V
IN
= 0V, V
CC
= 5.5V ............................. 25 mA typ.
Logic “1” Input: V
IH
........................... 2.00 V min., 5.50V max.
Logic “0” Input: V
IL
.............................................. 0.80 V max.
Logic “1” Voltage Out, V
OH
...................................... 3.8 V min.
Logic “0” Voltage Out, V
OL
................................... 0.44 V max.
Max. Input Current, I
IN
................................................
±
1.0
µA
Minimum Input Pulse Width ........................ 40% of Delay min.
Operating Temperature Range ......................... -40
O
to +85
O
C
Storage Temperature Range ......................... -65
O
to +150
O
C
.785
(19.94)
MAX.
.285
(7.24)
MAX.
.250
(6.35)
MAX.
.015
(0.38)
TYP.
.030
(0.76)
TYP.
G-SMD
G-SMD
.008 R
(0.20)
.010
(0.25)
TYP.
.020
(0.51)
TYP.
.050
(1.27)
TYP.
.785
(19.94)
MAX.
.100
(2.54)
TYP.
.430 (10.92)
.400 (10.16)
.285
(7.24)
MAX.
P/N Description
ACDM
-
XXX X
74ACT Buffered 5 Tap Delay
Molded Package Series:
14-pin DIP:
ACDM
Total Delay in nanoseconds (ns)
Lead Style: Blank = Thru-hole
G = “Gull Wing” SMD
J = “J” Bend SMD
Examples: ACDM-25G = 50ns (10ns / tap) 74ACT, 14-Pin G-SMD
ACDM-100 = 100ns (20ns / tap) 74ACT, 14-Pin DIP
Specifications subject to change without notice.
J-SMD
.265
(6.73)
MAX.
.030
(0.76)
TYP.
J-SMD
.285 (7.24)
.260 (6.60)
.330 (8.38)
MAX.
.020 R
(0.51)
.020
(0.51)
TYP.
.050
(1.27)
TYP.
.100
(2.54)
TYP.
For other values & Custom Designs, contact factory.
ACDM 9901
Rhombus
Industries Inc.
15801 Chemical Lane, Huntington Beach, CA 92649-1595
Phone: (714) 898-0960
FAX: (714) 896-0971
www.rhombus-ind.com
email: sales@
rhombus-ind.com
[IoT Harmful Gas Detection Smart Device] Material Unpacking
After a long wait (not long, in less than two weeks), my materials arrived in my hands from the beautiful country across the ocean. Why do I recommend Digi-Key for IC products on Digi-Key? Because the...
mameng DigiKey Technology Zone
What exactly is the difference between RAM and ROM?
[align=left][color=rgba(0, 0, 0, 0.8)][size=4]Both RAM and ROM refer to semiconductor memory. RAM is the abbreviation of Random Access Memory and ROM is the abbreviation of Read Only Memory. RAM usual...
fish001 Microcontroller MCU
EEWORLD University Hall----Analog Integrated Circuit Design (Li Zhangquan, Shanghai Jiaotong University)
Analog Integrated Circuit Design (Li Zhangquan, Shanghai Jiao Tong University) : https://training.eeworld.com.cn/course/6151Advanced analog integrated circuit circuit design course for first-year grad...
抛砖引玉 Embedded System
Application of high-torque micro-displacement platform based on piezoelectric stack in performance testing of power amplifier
Experiment name: Research on high-torque micro-displacement platform based on piezoelectric stack Research direction: Performance testing of micro-displacement platforms Experimental content: In order...
aigtek01 LED Zone
Request a free ZVS buck-boost evaluation board!
[font=微软雅黑][size=3]PI37xx is a series of high efficiency, wide input range DC-DC ZVS buck-boost regulators that integrate a ZVS controller, power switch and supporting components in a system-in-packag...
eric_wang Power technology
bq30z50/55 senc file export configuration process
1. Check that the Data Flash content is configured correctly and ensure that it is written.Operation:a. When modifying the Data Flash content, you can directly click the parameter to be modified. When...
qwqwqw2088 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号