10104389-15321LF datasheet, PDF

10104389-15321LF: DescriptionCard Edge Connector, 240 Contact(s), 2 Row(s), Female, Straight, Surface Mount Terminal, Socket, LEAD FREE; CategoryThe connector The connector; File Size198KB，4 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

10104389-15321LF Overview

Card Edge Connector, 240 Contact(s), 2 Row(s), Female, Straight, Surface Mount Terminal, Socket, LEAD FREE

Parameter Name	Attribute value
package instruction	LEAD FREE
Reach Compliance Code	compliant
Body/casing type	SOCKET
Connector type	CARD EDGE CONNECTOR
Contact to complete cooperation	GOLD (10) OVER NICKEL
Contact completed and terminated	MATTE TIN (100) OVER NICKEL
Contact point gender	FEMALE
Contact material	NOT SPECIFIED
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e3
MIL compliance	NO
Manufacturer's serial number	10104389
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	1 mm
Termination type	SURFACE MOUNT
Total number of contacts	240
UL Flammability Code	94V-0
Base Number Matches	1

Rick Bian

Marty Glass

Pei-Ming Zheng

2010/07/03

2013/12/20

ELX-DG-16506-1

Released

PDS: Rev :D

STATUS:Released

Printed: Dec 23, 2013

Application of siwave in single board PI design: In circuit design, we usually only care about the quality of the signal. Due to the limitations of simulation analysis software, SI simulation research is often limited to signal lines, and the power ...; 鬼谷清泉 PCB Design

I would like to ask, the output waveform of the power amplifier is more than 180 degrees out of phase with the input waveform. What is going on?: The input waveform starts at 0 degrees, but the output becomes 180 degrees. What's going on? Thank you....; justbxz RF/Wirelessly

AD+FPGA+asynchronous FIFO+CMI+SPI code: I'm working on a project recently, and the code progress is limited. I hope some experts can help me. Paid is also acceptable. The specific requirements are that the FPGA collects 4 channels of 12-bit...; 贰月玖 FPGA/CPLD

Using FSMC bus for inter-chip communication: Now we need to use the FSMC bus to communicate between F4 (transmit) and F7 (receive). We hope to write directly into the SRAM of F7, but we don't know the SRAM address of F7. How should we operate th...; Mengmei stm32/stm8

Silkscreen: I have a power management chip, the silk screen on it is DE=NOT, the package is SOT23-5, please help me take a look, thank you[/size][/font][/color]...; 曹伟1993 Power technology

I'm a newbie. I don't understand. I'm asking for help on the problem I encountered when making a spi receiving module in Verilog.: I'm a newbie and just started learning Verilog. I'm working on a SPI receiving module. I encountered a problem during the testing phase. I don't know how to use simulation to verify the received signa...; tzwilson98 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components