EEWORLDEEWORLDEEWORLD

Part Number

Search

GS8662T06BGD-350T

Description
DDR SRAM, 8MX8, 0.45ns, CMOS, PBGA165, FBGA-165
Categorystorage    storage   
File Size427KB,31 Pages
ManufacturerGSI Technology
Websitehttp://www.gsitechnology.com/
Environmental Compliance
Download Datasheet Parametric View All

GS8662T06BGD-350T Overview

DDR SRAM, 8MX8, 0.45ns, CMOS, PBGA165, FBGA-165

GS8662T06BGD-350T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Parts packaging codeBGA
package instructionLBGA,
Contacts165
Reach Compliance Codecompliant
ECCN code3A991.B.2.B
Maximum access time0.45 ns
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B165
length15 mm
memory density67108864 bit
Memory IC TypeDDR SRAM
memory width8
Number of functions1
Number of terminals165
word count8388608 words
character code8000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize8MX8
Package body materialPLASTIC/EPOXY
encapsulated codeLBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, LOW PROFILE
Parallel/SerialPARALLEL
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.4 mm
Maximum supply voltage (Vsup)1.9 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
width13 mm
Base Number Matches1
GS8662T20/38BD-550/500/450/400/350
GS8662T06/11BD-500/450/400/350
165-Bump BGA
Commercial Temp
Industrial Temp
Features
• 2.5 Clock Latency
• Simultaneous Read and Write SigmaDDR
TM
Interface
• JEDEC-standard pinout and package
• Double Data Rate interface
• Byte Write controls sampled at data-in time
• Burst of 2 Read and Write
• On-Die Termination (ODT) on Data (D), Byte Write (BW),
and Clock (K, K) inputs
• 1.8 V +100/–100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package
• RoHS-compliant 165-bump BGA package available
72Mb SigmaDDR
TM
-II+
Burst of 2 SRAM
550 MHz–350 MHz
1.8 V V
DD
1.8 V or 1.5 V I/O
SRAMs are just one element in a family of low power, low
voltage HSTL I/O SRAMs designed to operate at the speeds
needed to implement economical high performance
networking systems.
Clocking and Addressing Schemes
The GS8662T06/11/20/38BD SigmaDDR-II+ SRAMs are
synchronous devices. They employ two input register clock
inputs, K and K. K and K are independent single-ended clock
inputs, not differential inputs to a single differential clock input
buffer.
Each internal read and write operation in a SigmaDDR-II+ B2
RAM is two times wider than the device I/O bus. An input data
bus de-multiplexer is used to accumulate incoming data before
it is simultaneously written to the memory array. An output
data multiplexer is used to capture the data produced from a
single memory array read and then route it to the appropriate
output drivers as needed. Therefore, the address field of a
SigmaDDR-II+ B2 RAM is always one address pin less than
the advertised index depth (e.g., the 8M x 8 has an 4M
addressable index).
SigmaDDR-II™ Family Overview
The GS8662T06/11/20/38BD are built in compliance with the
SigmaDDR-II+ SRAM pinout standard for Common I/O
synchronous SRAMs. They are 75,497,472-bit (72Mb)
SRAMs. The GS8662T06/11/20/38BD SigmaDDR-II+
Parameter Synopsis (x18/x36)
-550
tKHKH
tKHQV
1.81 ns
0.29ns
-500
2.0 ns
0.33 ns
-450
2.2 ns
0.37 ns
-400
2.5 ns
0.45 ns
-350
2.86 ns
0.45 ns
Parameter Synopsis (x8/x9)
-500
tKHKH
tKHQV
2.0 ns
0.33 ns
-450
2.2 ns
0.37ns
-400
2.5 ns
0.45 ns
-350
2.86 ns
0.45 ns
Rev: 1.02b 11/2011
1/31
© 2011, GSI Technology
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
[2022 Digi-Key KOL Issue 1] Have you ever seen a microcontroller with a main frequency of 1GHz?
Topic: Have you ever seen a 1GHz microcontroller? Introduction to Teensy 4.1 development boardIntroduction: In the domestic DIY circle, Microchip's AVR microcontrollers (Arduino) and ST's STM32 microc...
arui1999 Training Edition
Magical weight battery
A few days ago, I bought a bunch of disassembled components to do DIY. Among them was an aluminum shell battery, the capacity was marked as 4000mAH, but it felt relatively light.The battery shell is w...
dcexpert DIY/Open Source Hardware
[Central Enterprise Recruitment] China Academy of Electronics Science Recruitment of Embedded/Algorithm Engineers
Can solve Beijing hukouChina Electronics Science Academy recruitment【Introduction】 Founded in 1984 , the Electronic Science Research Institute of China Electronics Technology Group Corporation (CETC) ...
qqylv Recruitment
How to burn Yingguang's microcontroller
Has anyone used this microcontroller before? The dedicated programmer for OTP is several hundred yuan too expensive. Is there any other way to program it?...
liangben MCU
TI will work with you to create a new driving experience in the future - initial learning: TI automotive special task check-in activity has begun
TI will work with you to create a new driving experience in the future - initial learning: TI car special task check-in activity has begun~~Click here to enter the eventEvent time:From now on to Octob...
EEWORLD社区 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号