Feature - No dead cycles between write and read cycles
Internally synchronized output buffer enable eliminates the
need to control
OE
Single R/W (READ/WRITE) control pin
Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write (BW
1
-
BW
4
) control (May tie active)
Three chip enables for simple depth expansion
3.3V power supply (±5%)
2.5V I/O Supply (V
DDQ
)
Power down controlled by ZZ input
Packaged in a JEDEC standard 100-pin plastic thin quad and
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array (fBGA)
The IDT71V65602/5802 are 3.3V high-speed 9,437,184-bit
(9 Megabit) synchronous SRAMs. They are designed to eliminate dead
bus cycles when turning the bus around between reads and writes, or
writes and reads. Thus, they have been given the name ZBT
TM
, or Zero
Bus Turnaround.
Description
Address and control signals are applied to the SRAM during one clock
cycle, and two cycles later the associated data cycle occurs, be it read or write.
The IDT71V65602/5802 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be used to
disable the outputs at any given time.
A Clock Enable (CEN) pin allows operation of the IDT71V65602/5802
to be suspended as long as necessary. All synchronous inputs are ignored
when (CEN) is high and the internal device registers will hold their previous
values.
There are three chip enable pins (CE
1
, CE
2
,
CE
2
) that allow the
user to deselect the device when desired. If any one of these three are not
asserted when ADV/LD is low, no new memory operation can be initiated.
However, any pending data transfers (reads or writes) will be completed. The
data bus will tri-state two cycles after chip is deselected or a write is initiated.
The IDT71V65602/5802 have an on-chip burst counter. In the burst
mode, the IDT71V65602/5802 can provide four cycles of data for a single
address presented to the SRAM. The order of the burst sequence is defined
by the
LBO
input pin. The
LBO
pin selects between linear and interleaved burst
sequence. The ADV/LD signal is used to load a new external address (ADV/
LD
= LOW) or increment the internal burst counter (ADV/LD = HIGH).
The IDT71V65602/5802 SRAM utilize IDT's latest high-performance
CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100-
pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA)
and a 165 fine pitch ball grid array (fBGA).
Pin Description Summary
A
0
-A
18
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance burst address / Load new address
Linear / Interleaved Burst Order
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Asynchronous
Synchronous
Static
Static
5303 tbl 01
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.
【Urgent Hiring!】Layout Engineer at Xinbu TechnologyThis content is originally created by EEWORLD forum user seavo . If you want to reprint or use it for commercial purposes, you must obtain the author...
How to design a single-phase shunt meter using a standalone metrology ADC : https://training.eeworld.com.cn/course/5294This module provides details on the characteristics of shunts and current transfo...
In the LC filter of the rectifier circuit, since two component parameters need to be selected, there are two degrees of freedom. One equation can be established based on the resonant frequency, but ho...
Fortunately, I have obtained the second batch of qualifications. I would like to thank Digi-Key and EEWORLD Forum for providing a platform for netizens. I like the sponsor. This time, I plan to use th...
I recently read an article about this, but I haven't used it before, so I came here to ask for adviceThis is a common fan shape.I made one and compared it with the normal one and found that there is n...
When using the emulator eZ-FET-lite that comes with launchpad, I found that I failed to download the development board and promptederrorconnecting to the target: unknown device!
When using UNIflash to...
Rectifier circuits are widely used in DC motor speed regulation, DC voltage regulation and other occasions. The three-phase half-controlled rectifier bridge circuit structure is a common rectifier ...[Details]
On May 22, State Grid Jiangxi Electric Power Co., Ltd. officially launched the construction of Yingtan Comprehensive Demonstration Zone of Ubiquitous Power Internet of Things.
This year, State...[Details]
This afternoon, ZTE held a launch conference for the Axon 40 series. At the conference, Ni Fei, president of ZTE's terminal business unit, announced the achievements made in the past year. Ni Fei sai...[Details]
Recently, New Baojun officially announced the launch of the Internet of Vehicles 2.0 digital interconnection system. The New Baojun 2.0 Internet of Vehicles system integrates multiple technologies su...[Details]
Introduction
With the global energy shortage and the increasing attention to environmental protection, all countries have put forward the goal of energy conservation and environmental protect...[Details]
The platform offers over 1 million designs through more than 1,500 Click boards, covering 12 themes and 92 applications, with 100% valid code
December 11, 2023:
MikroElektronika ...[Details]
I saw the method of serial port receiving on the avr forum. It was helpful for the project, so I recorded it. Thanks to AVRBBS for providing the method static unsigned char i; //Define a static...[Details]
The issuance of 5G commercial licenses is probably the hottest topic today, and people from all walks of life are rushing to announce the first year of "5G". As an automotive technology media, "5G" c...[Details]
With the development of technology, the applications of embedded and mobile Internet are becoming more and more widespread, and both of them occupy a place in their respective fields with their own a...[Details]
-.Characteristics and usage requirements of pure electric power system
Pure electric vehicle power system composition:
The power system of a pure electric vehicle consists of a high-volta...[Details]
Three groups of registers defined by Cortex-M3 are used in STM32. The description of these three groups of registers is not in the technical manual of STM32. You need to refer to the Cortex-...[Details]
Electrical detection methods include pulse current method, radio interference voltage method, UHF partial discharge detection technology, dielectric loss analysis method
Electrical detection method...[Details]
The Ministry of Industry and Information Technology issued a document stating that it would hold talks with China Unicom. Public information shows that the 146 number segment is the dedicated numbe...[Details]
Recently, the editor interviewed Doug Bailey, a senior expert in LED driver circuit design. He summarized the issues that need to be paid attention to in the design work and his personal design exp...[Details]
On October 31, the "Starry Sky" Innovation and Entrepreneurship Competition of Changsha Economic and Technological Development Zone, Hunan Province was successfully held at the Changsha Economic an...[Details]
PCB Design
京公网安备 11010802033920号
EEWORLD
