72281L15PFI8 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> 72281L15PFI8

72281L15PFI8: DescriptionTQFP-64, Reel; Categorystorage; File Size549KB，27 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

72281L15PFI8 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	72281L15PFI8	-	-	View	Buy Now

72281L15PFI8 Overview

TQFP-64, Reel

72281L15PFI8 Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	IDT (Integrated Device Technology)
Parts packaging code	TQFP
package instruction	PLASTIC, TQFP-64
Contacts	64
Manufacturer packaging code	PN64
Reach Compliance Code	not_compliant
ECCN code	EAR99
Is Samacsys	N
Maximum access time	10 ns
Other features	RETRANSMIT; AUTO POWER DOWN; EASY EXPANDABLE IN DEPTH AND WIDTH
Maximum clock frequency (fCLK)	66.7 MHz
period time	15 ns
JESD-30 code	S-PQFP-G64
JESD-609 code	e0
length	14 mm
memory density	589824 bit
Memory IC Type	OTHER FIFO
memory width	9
Humidity sensitivity level	3
Number of functions	1
Number of terminals	64
word count	65536 words
character code	64000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	64KX9
Exportable	YES
Package body material	PLASTIC/EPOXY
encapsulated code	LQFP
Encapsulate equivalent code	QFP64,.6SQ,32
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	240
power supply	5 V
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum standby current	0.02 A
Maximum slew rate	0.08 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	20
width	14 mm
Base Number Matches	1

Preview

Download Datasheet

View All

CMOS SuperSync FIFO™

65,536 x 9

131,072 x 9

FEATURES:

•

IDT72281

IDT72291

OBSOLETE PARTS

•

Choose among the following memory organizations:

IDT72281

65,536 x 9

IDT72291

131,072 x 9

Pin-compatible with the IDT72261LA/72271LA SuperSync FIFOs

10ns read/write cycle time (6.5ns access time)

Fixed, low first word data latency time

Auto power down minimizes standby power consumption

Master Reset clears entire FIFO

Partial Reset clears data, but retains programmable

settings

Retransmit operation with fixed, low first word data

latency time

Empty, Full and Half-Full flags signal FIFO status

Programmable Almost-Empty and Almost-Full flags, each flag

can default to one of two preselected offsets

Program partial flags by either serial or parallel means

Select IDT Standard timing (using

and

flags) or First

Word Fall Through timing (using

and

flags)

Output enable puts data outputs into high impedance state

Easily expandable in depth and width

Independent Read and Write clocks (permit reading and writing

simultaneously)

Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-

pin Slim Thin Quad Flat Pack (STQFP)

High-performance submicron CMOS technology

Industrial temperature range (-40°C to +85°C) is available

FUNCTIONAL BLOCK DIAGRAM

WEN

WCLK

S OR

T F

A D

P E

E ND S

T E

L M IG

O M S

S O

B C

O E

R EW

T N

-D

LD SEN

INPUT REGISTER

OFFSET REGISTER

WRITE CONTROL

LOGIC

FLAG

LOGIC

WRITE POINTER

RAM ARRAY

65,536 x 9

131,072 x 9

The IDT72281/72291 are exceptionally deep, high speed, CMOS First-In-

First-Out (FIFO) memories with clocked read and write controls. These FIFOs

offer numerous improvements over previous SuperSync FIFOs, including the

following:

•

The limitation of the frequency of one clock input with respect to the other has

been removed. The Frequency Select pin (FS) has been removed, thus

it is no longer necessary to select which of the two clock inputs, RCLK or

WCLK, is running at the higher frequency.

•

The period required by the retransmit operation is now fixed and short.

•

The first word data latency period, from the time the first word is written to an

empty FIFO to the time it can be read, is now fixed and short. (The variable

clock cycle counting delay associated with the latency period found on

previous SuperSync devices has been eliminated on this SuperSync family.)

SuperSync FIFOs are particularly appropriate for network, video, telecom-

munications, data communications and other applications that need to buffer

large amounts of data.

DESCRIPTION:

FF/IR

PAF

EF/OR

PAE

FWFT/SI

READ POINTER

READ

CONTROL

LOGIC

OUTPUT REGISTER

MRS

PRS

RESET

LOGIC

RCLK

REN

-Q

4675 drw01

IDT, IDT logo are registered trademarks of Integrated Device Technology, Inc. The SuperSync FIFO is a trademark of Integrated Device Technology, Inc.

COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES

MARCH 2013

DSC-4675/5

Recommended Resources

Addition circuit

Thyristor zero trigger AC regulated power supply circuit

Two basic circuits of photorelay c

Sensor circuit diagram of pressure transducer

Window comparator circuit diagram 1

Computer motherboard circuit diagram 815 3_07

【ESP32-C3-DevKitM-1】+ Build the software environment for ESP32-C3 development based on the user manual: [i=s]This post was last edited by chrisrh on 2021-7-11 23:01[/i]Failed to successfully use Thonny to complete C3 related burning. First use ESP-IDF to configure, compile, and download according to the...; chrisrh Domestic Chip Exchange

DC/DC Converter Data Sheet - System Efficiency: There are various types of regulators available in the market, but choosing a DC/DC regulator can be difficult. Most automotive applications require high efficiency over the entire load range because ...; qwqwqw2088 Analogue and Mixed Signal

Bluetooth performance indicators, how to judge whether it is: Bluetooth performance indicators, how to judge whether it is...; QWE4562009 Test/Measurement

Mfgtools tool to burn the image separately - Xunwei IMX6 development board device tree Android 6.0.1 system: Open the device tree version burning tool directory "android_m6.0.1_2.0.0_ga_tool_20190725" and modify cfg.ini as shown belowOpen the file "android_m6.0.1_2.0.0_ga_tool_20190725\mfgtools\Profiles\Linu...; 遥寄山川 ARM Technology

[Evaluation of EC-01F-Kit, the EC-01F NB-IoT development board] Part 2: Manual connection and data publishing of MQTT: [i=s]This post was last edited by lugl4313820 on 2021-12-17 22:50[/i]Today I used the serial port assistant to upload MQTT to my server. After half a day's hard work, I finally completed the module co...; lugl4313820 RF/Wirelessly

Teach you step by step how to design CPLD/FPGA and MCU together: Since January 2009, the author has serialized the lecture "Hand in Hand Teach You to Learn CPLD/FPGA Design" in the magazine "Electronic World". "Hand in Hand Teach You to Learn CPLD/FPGA and Single C...; arui1999 Download Centre

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components