GS8662D11BGD-550 datasheet, PDF

Datasheet> All Categories > storage> GS8662D11BGD-550

GS8662D11BGD-550: DescriptionSRAM 1.8 or 1.5V 8M x 9 64M; Categorystorage; File Size338KB，33 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric Compare View All

GS8662D11BGD-550 Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	GS8662D11BGD-550	-	-	View	Buy Now

GS8662D11BGD-550 Overview

SRAM 1.8 or 1.5V 8M x 9 64M

GS8662D11BGD-550 Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	GSI Technology
Product Category	SRAM
RoHS	Details
Memory Size	72 Mbit
Organization	8 M x 9
Maximum Clock Frequency	550 MHz
Interface Type	Parallel
Supply Voltage - Max	1.9 V
Supply Voltage - Min	1.7 V
Supply Current - Max	890 mA
Minimum Operating Temperature	0 C
Maximum Operating Temperature	+ 70 C
Mounting Style	SMD/SMT
Package / Case	BGA-165
Packaging	Tray
Memory Type	QDR-II
Type	SigmaQuad-II+
Moisture Sensitive	Yes
Factory Pack Quantity	15

Preview

Download Datasheet

View All

GS8662D20/38BD-550/500/450/400/350

GS8662D06/11BD-500/450/400/350

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• 2.5 Clock Latency

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 4 Read and Write

• On-Die Termination (ODT) on Data (D), Byte Write (BW),

and Clock (K, K) intputs

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• Data Valid Pin (QVLD) Support

• IEEE 1149.1 JTAG-compliant Boundary Scan

• 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

72Mb SigmaQuad-II+

Burst of 4 SRAM

550 MHz–350 MHz

1.8 V V

1.8 V or 1.5 V I/O

SRAMs. The GS8662D06/11/20/38BD SigmaQuad SRAMs

are just one element in a family of low power, low voltage

HSTL I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

Clocking and Addressing Schemes

The GS8662D06/11/20/38BD SigmaQuad-II+ SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer.

Each internal read and write operation in a SigmaQuad-II+ B4

RAM is four times wider than the device I/O bus. An input

data bus de-multiplexer is used to accumulate incoming data

before it is simultaneously written to the memory array. An

output data multiplexer is used to capture the data produced

from a single memory array read and then route it to the

appropriate output drivers as needed. Therefore the address

field of a SigmaQuad-II+ B4 RAM is always two address pins

less than the advertised index depth (e.g., the 8M x 8 has a 2M

addressable index).

SigmaQuad-II™ Family Overview

The GS8662D06/11/20/38BD are built in compliance with

the SigmaQuad-II+ SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 75,497,472-bit (72Mb)

Parameter Synopsis (x18/x36)

-550

tKHKH

tKHQV

1.81 ns

0.29ns

-500

2.0 ns

0.33 ns

-450

2.2 ns

0.37 ns

-400

2.5 ns

0.45 ns

-350

2.86 ns

0.45 ns

Parameter Synopsis (x8/x9)

-500

tKHKH

tKHQV

2.0 ns

0.33 ns

-450

2.2 ns

0.37ns

-400

2.5 ns

0.45 ns

-350

2.86 ns

0.45 ns

Rev: 1.02c 8/2017

1/33

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

GS8662D11BGD-550 Related Products

	GS8662D11BGD-550	GS8662D06BD-550I	GS8662D06BD-550	GS8662D06BGD-550	GS8662D11BGD-550I	GS8662D06BGD-550I	GS8662D11BD-550I
Description	SRAM 1.8 or 1.5V 8M x 9 64M	SRAM 1.8 or 1.5V 8M x 8 64M	SRAM 1.8 or 1.5V 8M x 8 64M	SRAM 1.8 or 1.5V 8M x 8 64M	SRAM 1.8 or 1.5V 8M x 9 64M	SRAM 1.8 or 1.5V 8M x 8 64M	Static random access memory 1.8 or 1.5V 8M x 9 64M
Maker	-	GSI Technology	GSI Technology	GSI Technology	-	GSI Technology	GSI Technology
Parts packaging code	-	BGA	BGA	BGA	-	BGA	-
package instruction	-	13 X 15 MM, 1 MM PITCH, FPBGA-165	13 X 15 MM, 1 MM PITCH, FPBGA-165	13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165	-	13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165	-
Contacts	-	165	165	165	-	165	-
Reach Compliance Code	-	unknown	unknown	unknown	-	unknown	-
ECCN code	-	3A991.B.2.B	3A991.B.2.B	3A991.B.2.B	-	3A991.B.2.B	-
Factory Lead Time	-	8 weeks	8 weeks	8 weeks	-	8 weeks	-
Maximum access time	-	0.29 ns	0.29 ns	0.29 ns	-	0.29 ns	-
Other features	-	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE	PIPELINED ARCHITECTURE	-	PIPELINED ARCHITECTURE	-
JESD-30 code	-	R-PBGA-B165	R-PBGA-B165	R-PBGA-B165	-	R-PBGA-B165	-
length	-	15 mm	15 mm	15 mm	-	15 mm	-
memory density	-	67108864 bit	67108864 bit	67108864 bit	-	67108864 bit	-
Memory IC Type	-	STANDARD SRAM	STANDARD SRAM	STANDARD SRAM	-	STANDARD SRAM	-
memory width	-	8	8	8	-	8	-
Number of functions	-	1	1	1	-	1	-
Number of terminals	-	165	165	165	-	165	-
word count	-	8388608 words	8388608 words	8388608 words	-	8388608 words	-
character code	-	8000000	8000000	8000000	-	8000000	-
Operating mode	-	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	-	SYNCHRONOUS	-
Maximum operating temperature	-	85 °C	70 °C	70 °C	-	85 °C	+ 85 C
organize	-	8MX8	8MX8	8MX8	-	8MX8	8 M x 9
Package body material	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-	PLASTIC/EPOXY	-
encapsulated code	-	LBGA	LBGA	LBGA	-	LBGA	-
Package shape	-	RECTANGULAR	RECTANGULAR	RECTANGULAR	-	RECTANGULAR	-
Package form	-	GRID ARRAY, LOW PROFILE	GRID ARRAY, LOW PROFILE	GRID ARRAY, LOW PROFILE	-	GRID ARRAY, LOW PROFILE	-
Parallel/Serial	-	PARALLEL	PARALLEL	PARALLEL	-	PARALLEL	-
Certification status	-	Not Qualified	Not Qualified	Not Qualified	-	Not Qualified	-
Maximum seat height	-	1.4 mm	1.4 mm	1.4 mm	-	1.4 mm	-
Maximum supply voltage (Vsup)	-	1.9 V	1.9 V	1.9 V	-	1.9 V	-
Minimum supply voltage (Vsup)	-	1.7 V	1.7 V	1.7 V	-	1.7 V	-
Nominal supply voltage (Vsup)	-	1.8 V	1.8 V	1.8 V	-	1.8 V	-
surface mount	-	YES	YES	YES	-	YES	-
technology	-	CMOS	CMOS	CMOS	-	CMOS	-
Temperature level	-	INDUSTRIAL	COMMERCIAL	COMMERCIAL	-	INDUSTRIAL	-
Terminal form	-	BALL	BALL	BALL	-	BALL	-
Terminal pitch	-	1 mm	1 mm	1 mm	-	1 mm	-
Terminal location	-	BOTTOM	BOTTOM	BOTTOM	-	BOTTOM	-
width	-	13 mm	13 mm	13 mm	-	13 mm	-

Recommended Resources

Voice controlled delay light switch circuit (3)

Class A power amplifier circuit

SBX1483-11/12/51/52 (TVs, VCRs, audio equipment, air conditioners and toys) infrared remote control receiving circuit

Broadband Radiation Monitor Circuit Diagram

Large bandwidth peak detector circuit diagram

water level control circuit

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components