NPIC6C596PW-Q100,1 datasheet, PDF

Datasheet> All Categories > semiconductor> logic> NPIC6C596PW-Q100,1

NPIC6C596PW-Q100,1: DescriptionCounter Shift Registers Power Logic 8-Bit Shift Register; Categorysemiconductor logic; File Size2MB，21 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

NPIC6C596PW-Q100,1 Overview

Counter Shift Registers Power Logic 8-Bit Shift Register

NPIC6C596PW-Q100,1 Parametric

Parameter Name	Attribute value
Product Attribute	Attribute Value
Manufacturer	NXP
Product Category	Counter Shift Registers
RoHS	Details
Number of Bits	8 bit
Package / Case	TSSOP-16
Logic Family	NPIC
Logic Type	Shift Register
Number of Input Lines	1
Output Type	Open Drain
Propagation Delay Time	5 ns
Supply Voltage - Min	4.5 V
Supply Voltage - Max	5.5 V
Minimum Operating Temperature	- 40 C
Maximum Operating Temperature	+ 125 C
Packaging	Cut Tape
Packaging	MouseReel
Packaging	Reel
Function	8 Bit Shift Register
Mounting Style	SMD/SMT
Operating Supply Voltage	4.5 V to 5.5 V
Reset Type	Asynchronous
Factory Pack Quantity	2500
Timing Type	Asynchronous
Unit Weight	0.006102 oz

Preview

Download Datasheet

View All

NPIC6C596-Q100

Power logic 8-bit shift register; open-drain outputs

Rev. 2 — 4 July 2013

Product data sheet

1. General description

The NPIC6C596-Q100 is an 8-bit serial-in/serial or parallel-out shift register with a storage

The device features a serial input (DS) and a serial output (Q7S) to enable cascading and

an asynchronous reset MR input. A LOW on MR resets both the shift register and storage

the shift register is transferred to the storage register on a LOW-to-HIGH transition of the

STCP input. If both clocks are connected together, the shift register is always one clock

pulse ahead of the storage register. To provide additional hold time in cascaded

applications, the serial output QS7 is clocked out on the falling edge of SHCP. Data in the

storage register drives the gate of the output extended-drain NMOS (EDNMOS) transistor

whenever the output enable input (OE) is LOW. A HIGH on OE causes the outputs to

assume a high-impedance OFF-state. Operation of the OE input does not affect the state

of the registers.

The open-drain outputs are 33 V/100 mA continuous current extended-drain NMOS

transistors designed for use in systems that require moderate load power such as LEDs.

Integrated voltage clamps in the outputs provide protection against inductive transients

making the device suitable for power driver applications such as relays, solenoids and

other low-current or medium-voltage loads.

This product has been qualified to the Automotive Electronics Council (AEC) standard

Q100 (Grade 1) and is suitable for use in automotive applications.

2. Features and benefits



Automotive product qualification in accordance with AEC-Q100 (Grade 1)



Specified from

40 C

to +125

C



Low R

DSon



Eight Power EDNMOS transistor outputs of 100 mA continuous current



250 mA current limit capability



Output clamping voltage 33 V



30 mJ avalanche energy capability



Enhanced cascading for multiple stages



All registers cleared with single input



Low power consumption



ESD protection:



HBM AEC-Q100-002 revision D exceeds 2500 V



CDM AEC-Q100-011 revision B exceeds 1000 V

NPIC6C596PW-Q100,1 Related Products

	NPIC6C596PW-Q100,1	NPIC6C596BQ-Q100,1
Description	Counter Shift Registers Power Logic 8-Bit Shift Register	Counter Shift Registers Power Logic 8-Bit Shift Register
Product Attribute	Attribute Value	Attribute Value
Manufacturer	NXP	NXP
Product Category	Counter Shift Registers	Counter Shift Registers
RoHS	Details	Details
Number of Bits	8 bit	8 bit
Package / Case	TSSOP-16	DHVQFN-16
Logic Family	NPIC	NPIC
Logic Type	Shift Register	Shift Register
Number of Input Lines	1	1
Output Type	Open Drain	Open Drain
Propagation Delay Time	5 ns	5 ns
Supply Voltage - Min	4.5 V	4.5 V
Supply Voltage - Max	5.5 V	5.5 V
Minimum Operating Temperature	- 40 C	- 40 C
Maximum Operating Temperature	+ 125 C	+ 125 C
Function	8 Bit Shift Register	8 Bit Shift Register
Mounting Style	SMD/SMT	SMD/SMT
Operating Supply Voltage	4.5 V to 5.5 V	4.5 V to 5.5 V
Reset Type	Asynchronous	Asynchronous
Factory Pack Quantity	2500	3000
Timing Type	Asynchronous	Asynchronous
Packaging	Reel	Reel

Recommended Resources

SCA (background music) decoder circuit diagram

Power amplifier composed of LM2876

Closed-loop speed control with single power supply

NCP1014/1028 driver LED circuit

The most practical basic diagram circuit 02-stabilized power supply with amplified transistor

Full digital triac circuit

Automatic gain AGC circuit: Automatic gain AGC circuit, if the analog front end AFE or the OP built into the MCU has this function, then there is no need to worry about OP saturation distortion or not being able to reach full sc...; QWE4562009 Test/Measurement

Massive MIMO Definition and Massive MIMO 5G and NR Standards: Many of these 5G base stations will use massive MIMO antennas. These new 5G network architectures drive always-on connectivity at the edge of the cellular network thanks to massive MIMO antennas. Here...; alan000345 RF/Wirelessly

TI Embedded Live Month: In-depth exploration of new applications of embedded products in industry and automobiles. The third session will be live at 10:00 today.: TI Embedded Live Month: In-depth exploration of new applications of embedded products in industry and automobiles. The third session will be live at 10:00 today.Click here to enter the live broadcastL...; EEWORLD社区 TI Technology Forum

I just learned AD. Where can I find the AD component library and package library of diode 4148 transistor 8050 9012 and other devices?: I just learned AD. Where can I find the AD component library and package library of diode 4148 transistor 8050 9012 and other devices? 3D is better. Thank you....; 深圳小花 MCU

5 - 65 MHz 24-bit Color FPD-Link II to FPD-Link Converter: 5 - 65 MHz 24-bit Color FPD-Link II to FPD-Link Converter (DS90UR908Q) Converts FPD-Link II to FPD-Link. It converts a high-speed serialized interface with embedded clock on a single pair (FPD-Link II...; Aguilera Microcontroller MCU

I drew the stm32 minimum system myself, please give me some advice: [i=s] This post was last edited by fdsf on 2018-8-31 18:17 [/i] I just finished drawing the stm32 minimum system. I would like to ask the experts to point out the shortcomings. Thank you again. Attach...; 反倒是fdsf MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components