M24C64-DFCT6TP/K datasheet, PDF

Datasheet> All Categories > storage> storage> M24C64-DFCT6TP/K

M24C64-DFCT6TP/K: DescriptionEEPROM 64-Kbit Serial I2C 1MHz 2.5V to 5.5V; Categorystorage storage; File Size788KB，54 Pages; ManufacturerSTMicroelectronics; Websitehttp://www.st.com/

Download Datasheet Parametric Compare View All

M24C64-DFCT6TP/K Overview

EEPROM 64-Kbit Serial I2C 1MHz 2.5V to 5.5V

M24C64-DFCT6TP/K Parametric

Parameter Name	Attribute value
Brand Name	STMicroelectronics
Maker	STMicroelectronics
package instruction	VFBGA,
Reach Compliance Code	compliant
ECCN code	EAR99
Factory Lead Time	6 weeks
Samacsys Description	EEPROM 64-Kbit Serial I2C 1MHz 2.5V to 5.5V
Maximum clock frequency (fCLK)	1 MHz
JESD-30 code	R-PBGA-B8
length	1.073 mm
memory density	65536 bit
Memory IC Type	EEPROM
memory width	8
Number of functions	1
Number of terminals	8
word count	8192 words
character code	8000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	8KX8
Package body material	PLASTIC/EPOXY
encapsulated code	VFBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH
Parallel/Serial	SERIAL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
Maximum seat height	0.33 mm
Serial bus type	I2C
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.7 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	0.4 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	0.959 mm
Maximum write cycle time (tWC)	5 ms
Base Number Matches	1

Preview

Download Datasheet

View All

M24C64-W M24C64-R

M24C64-F M24C64-DF

64-Kbit serial I²C bus EEPROM

Datasheet

production data

Features

•

Compatible with all I

C bus modes:

– 1 MHz

– 400 kHz

– 100 kHz

•

Memory array:

– 64 Kbit (8 Kbyte) of EEPROM

– Page size: 32 byte

– Additional Write lockable page (M24C64-D

order codes)

TSSOP8 (DW)

169 mil width

SO8 (MN)

150 mil width

•

Single supply voltage:

– 1.7 V to 5.5 V over –40 °C / +85 °C

– 1.6 V to 5.5 V over 0 °C / +85 °C

•

Write:

– Byte Write within 5 ms

– Page Write within 5 ms

PDIP8 (BN)

UFDFPN8 (MC)

DFN8 - 2x3 mm

UFDFPN5 (MH)

DFN5 -1.7x1.4 mm

•

Random and sequential Read modes

•

Write protect of the whole memory array

•

Enhanced ESD/Latch-Up protection

•

More than 4 million Write cycles

•

More than 200-years data retention

WLCSP (CS)

Thin WLCSP (CT)

Packages

•

PDIP8 ECOPACK2

•

SO8 ECOPACK2

•

TSSOP8 ECOPACK2

•

UFDFPN ECOPACK2

WLCSP

(CU)

Unsawn wafer

•

WLCSP ECOPACK2

•

Unsawn wafer (each die is tested)

March 2018

This is information on a product in full production.

DS6638 Rev 36

1/54

www.st.com

Contents

M24C64-W M24C64-R M24C64-F M24C64-DF

Contents

Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Signal description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

2.1

2.2

2.3

2.4

2.5

2.6

Serial Clock (SCL) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Serial Data (SDA) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Chip Enable (E2, E1, E0) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Write Control (WC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

(ground) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Supply voltage (V

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

2.6.1

2.6.2

2.6.3

2.6.4

Operating supply voltage (V

) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Power-up conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Device reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Power-down conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10

Memory organization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Device operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

4.1

4.2

4.3

4.4

4.5

Start condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Stop condition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Data input . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Acknowledge bit (ACK) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

Device addressing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Instructions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

5.1

Write operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

5.1.1

5.1.2

5.1.3

5.1.4

5.1.5

5.1.6

Byte Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Page Write . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

Write Identification Page (M24C64-D only) . . . . . . . . . . . . . . . . . . . . . . 18

Lock Identification Page (M24C64-D only) . . . . . . . . . . . . . . . . . . . . . . 18

ECC (Error Correction Code) and Write cycling . . . . . . . . . . . . . . . . . . 18

Minimizing Write delays by polling on ACK . . . . . . . . . . . . . . . . . . . . . . 19

Random Address Read . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

5.2

Read operations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

5.2.1

2/54

DS6638 Rev 36

List of tables

M24C64-W M24C64-R M24C64-F M24C64-DF

List of tables

Table 1.

Table 2.

Table 3.

Table 4.

Table 5.

Table 6.

Table 7.

Table 8.

Table 9.

Table 10.

Table 11.

Table 12.

Table 13.

Table 14.

Table 15.

Table 16.

Table 17.

Table 18.

Table 19.

Table 20.

Table 21.

Table 22.

Table 23.

Table 24.

Table 25.

Table 26.

Table 27.

Table 28.

Table 29.

Table 30.

Table 31.

Signal names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

WLCSP 4-bump signals vs. bump position. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

WLCSP 5-bump signals vs. bump position. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

WLCSP 8-bump signals vs bump position . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Device select code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Most significant address byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Least significant address byte . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

Operating conditions (voltage range W) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Operating conditions (voltage range R) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Operating conditions (voltage range F) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

AC measurement conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

Input parameters. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Cycling performance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Memory cell data retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

DC characteristics (M24C64-W, device grade 6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

DC characteristics (M24C64-R device grade 6) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28

DC characteristics (M24C64-F, M24C64-DF, device grade 6) . . . . . . . . . . . . . . . . . . . . . . 29

400 kHz AC characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

1 MHz AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31

UFDFPN5 - 1.7 × 1.4 mm, 0.55 mm thickness, ultra thin fine pitch

dual flat package, no lead - package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

UFDFPN8 – 2x3 mm, 0.55 thickness, ultra thin fine pitch dual flat package,

no lead - package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

TSSOP8 – 3 x 4.4 mm, 0.65 mm pitch, 8-lead thin shrink small outline,

package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width,

package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38

PDIP8 – 8-pin plastic DIP, 0.25 mm lead frame, package mechanical data. . . . . . . . . . . . 40

Ultra Thin WLCSP- 4-bump, 0.795 x 0.674 mm, wafer level chip

scale package mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

WLCSP- 5-bump, 0.959 x 1.073 mm, 0.4 mm pitch wafer level chip scale

package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Thin WLCSP- 8-bump, 1.073 x 0.959 mm, wafer level chip scale

package mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47

Ordering information scheme (unsawn wafer) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48

Document revision history . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50

4/54

DS6638 Rev 36

M24C64-W M24C64-R M24C64-F M24C64-DF

List of figures

Figure 1.

Figure 2.

Figure 3.

Figure 4.

Figure 5.

Figure 6.

Figure 7.

Figure 8.

Figure 9.

Figure 10.

Figure 11.

Figure 12.

Figure 13.

Figure 14.

Figure 15.

Figure 16.

Figure 17.

Figure 18.

Figure 19.

Figure 20.

Figure 21.

Figure 22.

Figure 23.

Figure 24.

Figure 25.

Figure 26.

Figure 27.

Figure 28.

Figure 29.

Figure 30.

Logic diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

8-pin package connections, top view . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

UFDFPN5 (DFN5) package connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

WLCSP 4 bump ultra thin package connections . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

WLCSP 5-bump connections (M24C64-FCS6TP/K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

WLCSP 8-bump thin connections (M24C64-DFCT6TP/K) . . . . . . . . . . . . . . . . . . . . . . . . . . 8

Chip enable inputs connection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

C bus protocol . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Write mode sequences with WC = 0 (data write enabled) . . . . . . . . . . . . . . . . . . . . . . . . . 16

Write mode sequences with WC = 1 (data write inhibited) . . . . . . . . . . . . . . . . . . . . . . . . . 17

Write cycle polling flowchart using ACK . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Read mode sequences . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

AC measurement I/O waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26

Maximum Rbus value versus bus parasitic capacitance (Cbus) for

an I2C bus at maximum frequency fC = 400 kHz

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

Maximum R

bus

value versus bus parasitic capacitance C

bus

) for

an I

C bus at maximum frequency f

= 1MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32

AC waveforms . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33

UFDFPN5 – 1.7x1.4 mm, 0.55 mm thickness, ultra thin fine pitch

dual flat package, no lead - package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34

UFDFPN5 - 5-lead, 1.7 × 1.4 mm, 0.55 mm thickness, ultra thin fine pitch

dual flat package, no lead recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35

UFDFPN8 – 2x3 mm, 0.55 thickness, ultra thin fine pitch

dual flat package, no lead - package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

TSSOP8 – 3x4.4 mm, 0.65 mm pitch, 8-lead thin shrink small outline,

package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37

SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width, package outline . 38

SO8N – 3.9x4.9 mm, 8-lead plastic small outline, 150 mils body width,

package recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39

PDIP8 – 8-pin plastic DIP, 0.25 mm lead frame, package outline . . . . . . . . . . . . . . . . . . . 40

Ultra Thin WLCSP- 4-bump, 0.795 x 0.674 mm,wafer level chip

scale package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41

Thin WLCSP- 4-bump, 0.795 x 0.674 mm, wafer level chip scale

package recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42

WLCSP 5-bump, 0.959 x 1.073 mm, 0.4 mm pitch wafer level chip scale

(M24C64-FCS6TP/K)- package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43

WLCSP - 5-bump, 0.959 x 1.073 mm, 0.4 mm pitch wafer level chip scale

recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44

Thin WLCSP- 8-bump, 1.073 x 0.959 mm, wafer level chip scale

package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45

Thin WLCSP- 8-bump, 1.073 x 0.959 mm, wafer level chip scale

package recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

DS6638 Rev 36

5/54

M24C64-DFCT6TP/K Related Products

	M24C64-DFCT6TP/K	M24C64-FCU6TP/TF	M24C64-DFMC6TG	M24C64-FCS6TP/K	M24C64-FDW5TP
Description	EEPROM 64-Kbit Serial I2C 1MHz 2.5V to 5.5V	EEPROM 64-Kbit serial I2C bus EEPROM	EEPROM 64 Kbit Serial I2C 1.7V to 5.5V EEPROM	EEPROM 64kB Serial I2C bus 1.7V 1MHz Fast Mode	EEPROM EEPROM S I2C 64k
Brand Name	STMicroelectronics	STMicroelectronics	STMicroelectronics	STMicroelectronics	STMicroelectronics
package instruction	VFBGA,	VFBGA,	VSON, SOLCC8,.11,20	VFBGA, BGA5,3X3,14/8	0.169 INCH, TSSOP-8
Reach Compliance Code	compliant	compliant	compliant	compliant	not_compliant
Maximum clock frequency (fCLK)	1 MHz	0.4 MHz	1 MHz	1 MHz	0.4 MHz
JESD-30 code	R-PBGA-B8	R-PBGA-B4	R-PDSO-N8	R-PBGA-B5	R-PDSO-G8
length	1.073 mm	0.795 mm	3 mm	1.073 mm	4.4 mm
memory density	65536 bit	65536 bit	65536 bit	65536 bit	65536 bit
Memory IC Type	EEPROM	EEPROM	EEPROM	EEPROM	EEPROM
memory width	8	8	8	8	8
Number of functions	1	1	1	1	1
Number of terminals	8	4	8	5	8
word count	8192 words	8192 words	8192 words	8192 words	8192 words
character code	8000	8000	8000	8000	8000
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS
Maximum operating temperature	85 °C	85 °C	85 °C	85 °C	85 °C
Minimum operating temperature	-40 °C	-40 °C	-40 °C	-40 °C	-20 °C
organize	8KX8	8KX8	8KX8	8KX8	8KX8
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	VFBGA	VFBGA	VSON	VFBGA	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	SMALL OUTLINE, VERY THIN PROFILE	GRID ARRAY, VERY THIN PROFILE, FINE PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Parallel/Serial	SERIAL	SERIAL	SERIAL	SERIAL	SERIAL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
Maximum seat height	0.33 mm	0.345 mm	0.6 mm	0.6 mm	1.2 mm
Serial bus type	I2C	I2C	I2C	I2C	I2C
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	1.7 V	1.6 V	1.7 V	1.7 V	1.7 V
surface mount	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	OTHER
Terminal form	BALL	BALL	NO LEAD	BALL	GULL WING
Terminal pitch	0.4 mm	0.4 mm	0.5 mm	0.2 mm	0.65 mm
Terminal location	BOTTOM	BOTTOM	DUAL	BOTTOM	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	0.959 mm	0.674 mm	2 mm	0.959 mm	3 mm
Maker	STMicroelectronics	STMicroelectronics	STMicroelectronics	-	STMicroelectronics
ECCN code	EAR99	-	EAR99	EAR99	EAR99
Factory Lead Time	6 weeks	-	12 weeks	5 weeks	25 weeks 5 days
Maximum write cycle time (tWC)	5 ms	5 ms	-	-	5 ms
Data retention time - minimum	-	-	40	40	40
Durability	-	-	1000000 Write/Erase Cycles	1000000 Write/Erase Cycles	1000000 Write/Erase Cycles
I2C control byte	-	-	1010DDDR	1010DDDR	1010DDDR
Encapsulate equivalent code	-	-	SOLCC8,.11,20	BGA5,3X3,14/8	TSSOP8,.25
power supply	-	-	1.8/5 V	1.8/5 V	1.8/5 V
Certification status	-	-	Not Qualified	Not Qualified	Not Qualified
Maximum standby current	-	-	0.000001 A	0.000001 A	0.000001 A
Maximum slew rate	-	-	0.003 mA	0.003 mA	0.003 mA
write protect	-	-	HARDWARE	HARDWARE	HARDWARE

Recommended Resources

About the three-phase power grid measurement interface circuit diagram

Solid state relay circuit 2

CD71061 Holiday Lights ASIC

Simple ultra-high voltage generator

Circuit diagram with working principle of current control

Gas control alarm

FPGA Implementation of Light Band Centerline Extraction in 3D Scanning Images: ...; 至芯科技FPGA大牛 FPGA/CPLD

Help, looking for a schematic diagram of asm1142: I have some master control circuits, but I am missing an asm1142 and a vl805. Does anyone have any in stock? Thank you very much....; 法飞国放红啥酒 PCB Design

RT-Thread system solves the problem that low-priority tasks cannot be suspended with high-priority tasks: I believe many people have encountered the problem that low-priority tasks cannot suspend high-priority tasks in RT-Thread. There are many opinions on the Internet, but how to solve this problem still...; hdeg_hw Real-time operating system RTOS

Automatically load Cadence Toolbox functional components: Program function: Load all Cadence toolbox functional components. The function of Cadence toolbox is actually the skill function acquired by Cadence. However, it is hidden deep and usually needs to be...; yepeda PCB Design

Let's read together! ——Power supply design book recommendations: Spring is the best time of the year, it is a good time to read~EEWorld has carefully compiled a list of power supply design books. According to the needs of three different types of power supply engin...; okhxyyo Power technology

What is the problem with the progress bar when AD is doing PCB routing? (The problem has been solved, welcome to continue discussing): [i=s] This post was last edited by yjguohua on 2018-12-26 16:16 [/i] When AD is doing PCB routing, something like a progress bar appears. What is it? How to remove it? This board was imported from PAD...; yjguohua PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components