LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
CMOS SyncFIFO
™
64 x 9, 256 x 9, 512 x 9,
1,024 x 9, 2,048 x 9,
4,096 x 9 and 8,192 x 9
IDT72421, IDT72201
IDT72211, IDT72221
IDT72231, IDT72241
IDT72251
FEATURES:
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
64 x 9-bit organization (IDT72421)
256 x 9-bit organization (IDT72201)
512 x 9-bit organization (IDT72211)
1,024 x 9-bit organization (IDT72221)
2,048 x 9-bit organization (IDT72231)
4,096 x 9-bit organization (IDT72241)
8,192 x 9-bit organization (IDT72251)
10 ns read/write cycle time
Read and Write Clocks can be independent
Dual-Ported zero fall-through time architecture
Empty and Full Flags signal FIFO status
Programmable Almost-Empty and Almost-Full flags can be set
to any depth
Programmable Almost-Empty and Almost-Full flags default to
Empty+7, and Full-7, respectively
Output enable puts output data bus in high-impedance state
Advanced submicron CMOS technology
Available in the 32-pin plastic leaded chip carrier (PLCC) and
32-pin Thin Quad Flat Pack (TQFP)
For through-hole product please see the IDT72420/72200/72210/
72220/72230/72240 data sheet
Industrial temperature range (–40°C to +85°C) is available
°
°
Green parts available, see ordering information
The IDT72421/72201/72211/72221/72231/72241/72251 SyncFIFO™
are very high-speed, low-power First-In, First-Out (FIFO) memories with
clocked read and write controls. These devices have a 64, 256, 512, 1,024,
2,048, 4,096, and 8,192 x 9-bit memory array, respectively. These FIFOs are
applicable for a wide variety of data buffering needs such as graphics, local area
networks and interprocessor communication.
These FIFOs have 9-bit input and output ports. The input port is controlled
by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2).
Data is written into the Synchronous FIFO on every rising clock edge when
the write enable pins are asserted. The output port is controlled by another clock
pin (RCLK) and two read enable pins (REN1,
REN2).
The Read Clock can
be tied to the Write Clock for single clock operation or the two clocks can run
asynchronous of one another for dual-clock operation. An output enable pin
(OE) is provided on the read port for three-state control of the output.
The Synchronous FIFOs have two fixed flags, Empty (EF) and Full (FF).
Two programmable flags, Almost-Empty (PAE) and Almost-Full (PAF), are
provided for improved system control. The programmable flags default to
Empty+7 and Full-7 for
PAE
and
PAF,
respectively. The programmable flag
offset loading is controlled by a simple state machine and is initiated by asserting
the load pin (LD).
These FIFOs are fabricated using high-speed submicron CMOS technology.
DESCRIPTION:
FUNCTIONAL BLOCK DIAGRAM
WCLK
WEN1
WEN2
D
0
- D
8
LD
INPUT REGISTER
OFFSET REGISTER
EF
PAE
PAF
FF
WRITE CONTROL
LOGIC
RAM ARRAY
64 x 9, 256 x 9,
512 x 9, 1,024 x 9,
2,048 x 9, 4,096 x 9,
8,192 x 9
FLAG
LOGIC
WRITE POINTER
READ POINTER
READ CONTROL
LOGIC
OUTPUT REGISTER
RESET LOGIC
RCLK
REN1
REN2
RS
OE
Q
0
- Q
8
2655 drw01
IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SyncFIFO is a registered trademark of Integrated Device Technology, Inc.
4G RTU, RS485, Ethernet, 4G RTU supports Ethernet communication and dual RS485 serial port communication functions
The latest industrial Internet of Things data monitoring and acquisition controller b...
[align=left][color=rgb(25, 25, 25)][font="]Non-volatile memory[/font][/color][/align][align=left][color=rgb(25, 25, 25)][font="]Non-volatile memory technology is a technology that prevents data from b...
[i=s]This post was last edited by cxmdz on 2019-7-30 10:28[/i]LPC1768 has four serial ports available. This chapter uses serial port 0 and serial port 2 as experiments, where serial port 0 is configur...
[align=left][size=4][color=#000000][backcolor=white]Galvanic isolation is a key requirement in many industrial applications. Isolation provides technical advantages such as breaking noisy ground loops...
It’s been a while since I last posted, and I just finished downloading it a few days ago.
Press the down key, then power on again.will display the USB device list, then click Download.shows a successf...
The widespread application of vehicle network technology and control technology and the continuous improvement of vehicle control freedom have provided a solid foundation for the application of vehic...[Details]
1 Principle of frequency synthesis technology
There are many methods of frequency synthesis. The most commonly used frequency synthesis technologies are direct frequency synthesis, direc...[Details]
Capacitors are one of the electronic components we often use. Their unique structure gives them a unique function. So, what kind of role can this small capacitor play in the circuit? Please follow th...[Details]
In 1965, when Gordon Moore was preparing a report on the development of computer memory, he found that the growth of the number of transistors on a chip showed a regular positive correlation with t...[Details]
At present, my country's energy storage industry is gradually moving from the initial stage of commercialization to the key stage of large-scale development, and the demand for energy storage batte...[Details]
//P1 port is connected to an external 3*4 matrix keyboard, where p1^0 does not need to be set to 1. Common methods for reading key values are:
//"Table Lookup Method" and "Reverse Method". The tabl...[Details]
Jiwei.com reported that since Gordon Moore proposed that the minimum line width of transistors integrated on a chip should be reduced to 0.7 times and the area to 0.49 times every 18 months, this fam...[Details]
Recently, BOE's VUSION series of electronic price tags received a product carbon footprint verification and assessment report from SGS, a third-party testing, inspection and certification agency . Th...[Details]
The first online business matching event and concurrent online conference of Medtec China 2021 concluded successfully In order to continuously promote the innovative development of medical device p...[Details]
On February 6, Wang Yongfeng, Chairman of China Construction Fifth Engineering Bureau South China Company, Liu Shaoyong, Deputy General Manager, and Chen Qiang, Deputy General Manager of China Cons...[Details]
1. Position band recognition In fact, I had already had a preliminary understanding when I was studying 51, but at that time I didn’t come up with such a professional ranking, for example: TR0 = 1,...[Details]
According to Bloomberg on February 28, Apple has shelved and canceled all development plans for self-driving electric vehicles. The Apple car project was more than a decade in the making, with millio...[Details]
The fixed DC regulated power supply circuit introduced in this example can generate three sets of output voltages, +5V, -5V and +12V, which can be used for digital circuits or microprocessor integrat...[Details]
working principle The measurement principle of the split electromagnetic flowmeter is based on Faraday's law of electromagnetic induction. The split electromagnetic flowmeter consists of a sensor and...[Details]
WENZHOU, Nov. 4, 2024 /PRNewswire/ -- On October 29, 2024, the Chairman of Ruipu Lanjun and the General Manager of the US subsidiary visited the Waratah Super Battery Site in Australia. Ruipu Lanju...[Details]