SL1-025-U140/13-99 datasheet, PDF

SL1-025-U140/13-99: DescriptionBoard Connector, 25 Contact(s), 1 Row(s), Male, Right Angle Reverse, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle; CategoryThe connector The connector; File Size218KB，2 Pages; ManufacturerE-tec Interconnect Ltd.; Environmental Compliance

Download Datasheet Parametric View All

SL1-025-U140/13-99 Overview

Board Connector, 25 Contact(s), 1 Row(s), Male, Right Angle Reverse, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	E-tec Interconnect Ltd.
Reach Compliance Code	compliant
body width	0.1 inch
subject depth	0.1 inch
body length	2.5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN
Contact completed and terminated	Tin (Sn)
Contact point gender	MALE
Contact material	BRASS
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Insulation resistance	1000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e3
Manufacturer's serial number	SL1
Plug contact pitch	0.1 inch
Installation method	RIGHT ANGLE REVERSE
Installation type	BOARD
Number of connectors	ONE
PCB row number	1
Number of rows loaded	1
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
PCB contact pattern	RECTANGULAR
Rated current (signal)	3 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.134 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	25
Base Number Matches	1

Issues to be paid attention to when calculating parameters of analog electronic circuits: In the process of circuit design, some parameters must be calculated before selecting components, such as resistance, capacitance, oscillation frequency in oscillation circuit; amplification factor, b...; fighting Analog electronics

FPGA back-engineering application example - checking code: [align=center][b][font=宋体][size=6]FPGA reverse deduction method application example - check code[/size][/font][/b][/align][align=left][font=宋体][size=5]For IT-related practitioners, reading other peopl...; njiggih FPGA/CPLD

Behavioral modeling sequential logic circuit (two-input AND gate) source code and test code: Source code:module and_gate1(clk, a, b, s);input clk;input a;input b;output reg s;//Behavioral modeling sequential logic circuit (two-input AND gate)always @ (posedge clk) //Rising edge triggeredbegin...; zxopenljx FPGA/CPLD

Hardware testing method for TI-CC chip: Brief description Forced to do something that is meaningless to the current direction, we can only grab some meaning from it.Based on TI's test software smartRF studio, the hardware needs to reserve V...; 火辣西米秀 Wireless Connectivity

Positioning alarm system built with radio transceiver module: 1. System composition: Each miner carries a radio transmitter module to detect the gas and dust concentration at the workplace in a timely manner and send the detection data to the radio receiver modu...; dwzt Analog electronics

Why does Unico prompt that STEVAL-MKI197V1 is not supported? --- Solved: [i=s]This post was last edited by a media student on 2020-4-12 22:31[/i]I got the board today and downloaded the unico software, but it prompted the following error:Please give me some pointers..Thank...; 传媒学子 ST MEMS Sensor Creative Design Competition

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components