SY56017RMG-TR datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > SY56017RMG-TR

SY56017RMG-TR: DescriptionClock Multiplexer 2-OUT 2-IN 1:1 16-Pin QFN EP T/R; File Size457KB，12 Pages; ManufacturerMicrochip; Websitehttps://www.microchip.com; Environmental Compliance

Download Datasheet Parametric Compare View All

SY56017RMG-TR Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	SY56017RMG-TR	-	-	View	Buy Now

SY56017RMG-TR Overview

Clock Multiplexer 2-OUT 2-IN 1:1 16-Pin QFN EP T/R

SY56017RMG-TR Parametric

Parameter Name	Attribute value
EU restricts the use of certain hazardous substances	Compliant
ECCN (US)	EAR99
Part Status	Active
Type	Clock Multiplexer
Fanout	1:1
Number of Outputs per Chip	2
Maximum Propagation Delay Time @ Maximum CL (ns)	0.28@2.375V to 2.625V
Absolute Propagation Delay Time (ns)	0.35
Input Logic Level	CML\|LVDS\|LVPECL
Output Logic Level	CML
Minimum Operating Supply Voltage (V)	2.375
Typical Operating Supply Voltage (V)	2.5
Maximum Operating Supply Voltage (V)	2.625
Maximum Quiescent Current (mA)	21
Minimum Operating Temperature (°C)	-40
Maximum Operating Temperature (°C)	85
Supplier Temperature Grade	Industrial
Packaging	Tape and Reel
Supplier Package	QFN EP
Pin Count	16
Mounting	Surface Mount
Package Height	0.85(Max)
Package Length	3
Package Width	3
PCB changed	16

Preview

Download Datasheet

View All

SY56017R

Low Voltage 1.2V/1.8V/2.5V CML 2:1 MUX

6.4Gbps with Equalization

Preliminary

General Description

The SY56017R is a fully differential, low voltage

1.2V/1.8V/2.5V CML 2:1 MUX with input equalization.

The SY56017R can process clock signals as fast as 4.5

GHz or data patterns up to 6.4Gbps.

The differential input includes Micrel’s unique, 3-pin input

termination architecture that interfaces to CML differential

signals, without any level-shifting or termination resistor

networks in the signal path. The differential input can also

accept AC-coupled LVPECL and LVDS signals. Input

voltages as small as 200mV (400mV

) are applied

before the 9”, 18” or 27” FR4 transmission line. For AC-

coupled input interface applications, an internal voltage

reference is provided to bias the V

pin. The outputs are

CML, with extremely fast rise/fall times guaranteed to be

less than 80ps.

The SY56017R operates from a 2.5V ±5% core supply

and a 1.2V, 1.8V or 2.5V ±5% output supply and is

guaranteed over the full industrial temperature range

(–40°C to +85°C). The SY56017R is part of Micrel’s high-

speed, Precision Edge product line.

Data sheets and support documentation can be found on

Micrel’s web site at:

www.micrel.com.

Precision Edge

Features

•

1.2V/1.8V/2.5V CML 2:1 MUX

•

Equalizes 9, 18, 27 inches of FR4

•

Guaranteed AC performance over temperature and

voltage:

– DC-to > 6.4Gbps Data throughput

– DC-to > 4.5GHz Clock throughput

– <280 ps propagation delay (IN-to-Q)

– <20ps input skew

– <80ps rise/fall times

•

Ultra-low jitter design

– <1ps

RMS

cycle-to-cycle jitter

•

High-speed CML outputs

•

2.5V ±5% V

, 1.2/1.8V/2.5V ±5% V

CCO

power supply

operation

•

Industrial temperature range: –40°C to +85°C

•

Available in 16-pin (3mm x 3mm) QFN package

Applications

Functional Block Diagram

•

Data Distribution:

SONET clock and data distribution

Fiber Channel clock and data distribution

Gigabit Ethernet clock and data distribution

Markets

•

Storage

ATE

Test and measurement

Enterprise networking equipment

High-end servers

Metro area network equipment

Precision Edge is a registered trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

July 2008

M9999-070308-A

hbwhelp@micrel.com

or (408) 955-1690

SY56017RMG-TR Related Products

	SY56017RMG-TR	SY56017RMG
Description	Clock Multiplexer 2-OUT 2-IN 1:1 16-Pin QFN EP T/R	Clock Multiplexer 2-OUT 2-IN 1:1 16-Pin QFN EP Tube
EU restricts the use of certain hazardous substances	Compliant	Compliant
ECCN (US)	EAR99	EAR99
Part Status	Active	Active
Type	Clock Multiplexer	Clock Multiplexer
Fanout	1:1	1:1
Number of Outputs per Chip	2	2
Maximum Propagation Delay Time @ Maximum CL (ns)	0.28@2.375V to 2.625V	0.28@2.375V to 2.625V
Absolute Propagation Delay Time (ns)	0.35	0.35
Input Logic Level	CML\|LVDS\|LVPECL	CML\|LVDS\|LVPECL
Output Logic Level	CML	CML
Minimum Operating Supply Voltage (V)	2.375	2.375
Typical Operating Supply Voltage (V)	2.5	2.5
Maximum Operating Supply Voltage (V)	2.625	2.625
Maximum Quiescent Current (mA)	21	21
Minimum Operating Temperature (°C)	-40	-40
Maximum Operating Temperature (°C)	85	85
Supplier Temperature Grade	Industrial	Industrial
Packaging	Tape and Reel	Tube
Supplier Package	QFN EP	QFN EP
Pin Count	16	16
Mounting	Surface Mount	Surface Mount
Package Height	0.85(Max)	0.85(Max)
Package Length	3	3
Package Width	3	3
PCB changed	16	16

Recommended Resources

Multiple sets of colorful light chain circuits that flash in cycles (Part 2)

Audio electronic greeting card circuit

TTL compatible Schmitt trigger

Charger circuit diagram using M51849L

Anti-theft and anti-robbery high-voltage package circuit diagram

Remote alarm grating circuit

Please tell me, what is the problem of no response for a long time during burning?: After unpacking, JTAG and UART USB were both plugged into the USB port of the computer. The screen was not lit, but the LED was red. After installing the driver CP210x, the red light turned green. The...; cybertovsky XuanTie RISC-V Activity Zone

Recruiting embedded software development engineers, embedded BSP engineers: Recruiting embedded software development engineers, 150,000 to 300,000 yuan per year, located in Qingdao. Job description: 1. Central air-conditioning embedded software design; 2. Program architecture...; 12工程师 Recruitment

Basic Theory of System Timing: Basic Theory of System Timing...; zxopenljx FPGA/CPLD

Mitsubishi Servo Drive MR-J2S-20B Disassembly: MR-J2S-20B is a 200W driver with a white shell and looks very beautiful.I disassembled a machine with a problem. When it was powered on, it reported an E9 error. According to the error code, there sho...; littleshrimp Integrated technical exchanges

Image processing filtering algorithm: 1. Learning experience:When I was learning the basic principles of filtering algorithms, I didn’t quite understand how the algorithms were implemented because I had just started. However, after learni...; 火辣西米秀 Analogue and Mixed Signal

How to achieve automated testing of LCR?: In recent years, the global smartphone market has expanded rapidly, and the growth in shipments of terminal electronic products represented by mobile phones has a positive driving effect on the sales ...; zhouyunying Talking

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components