EEWORLDEEWORLDEEWORLD

Part Number

Search

EPM3512AFC256-7N

Description
CPLD - Complex Programmable Logic Devices CPLD - MAX 3000A 512 Macro 208 IOs
CategoryProgrammable logic devices    Programmable logic   
File Size709KB,46 Pages
ManufacturerAltera (Intel)
Environmental Compliance
Download Datasheet Parametric View All

EPM3512AFC256-7N Online Shopping

Suppliers Part Number Price MOQ In stock  
EPM3512AFC256-7N - - View Buy Now

EPM3512AFC256-7N Overview

CPLD - Complex Programmable Logic Devices CPLD - MAX 3000A 512 Macro 208 IOs

EPM3512AFC256-7N Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Parts packaging codeBGA
package instructionFINE LINE, BGA-256
Contacts256
Reach Compliance Codeunknown
ECCN code3A991
Is SamacsysN
Other featuresYES
In-system programmableYES
JESD-30 codeS-PBGA-B256
JESD-609 codee1
JTAG BSTYES
length17 mm
Humidity sensitivity level3
Dedicated input times
Number of I/O lines208
Number of macro cells512
Number of terminals256
Maximum operating temperature70 °C
Minimum operating temperature
organize0 DEDICATED INPUTS, 208 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Encapsulate equivalent codeBGA256,16X16,40
Package shapeSQUARE
Package formGRID ARRAY
Peak Reflow Temperature (Celsius)260
power supply2.5/3.3,3.3 V
Programmable logic typeEE PLD
propagation delay7.5 ns
Certification statusNot Qualified
Maximum seat height3.5 mm
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Silver/Copper (Sn/Ag/Cu)
Terminal formBALL
Terminal pitch1 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
width17 mm
Base Number Matches1
MAX 3000A
®
Programmable Logic
Device Family
Data Sheet
June 2006, ver. 3.5
Features...
High–performance, low–cost CMOS EEPROM–based programmable
logic devices (PLDs) built on a MAX
®
architecture (see
Table 1)
3.3-V in-system programmability (ISP) through the built–in
IEEE Std. 1149.1 Joint Test Action Group (JTAG) interface with
advanced pin-locking capability
ISP circuitry compliant with IEEE Std. 1532
Built–in boundary-scan test (BST) circuitry compliant with
IEEE Std. 1149.1-1990
Enhanced ISP features:
Enhanced ISP algorithm for faster programming
ISP_Done bit to ensure complete programming
Pull-up resistor on I/O pins during in–system programming
High–density PLDs ranging from 600 to 10,000 usable gates
4.5–ns pin–to–pin logic delays with counter frequencies of up to
227.3 MHz
MultiVolt
TM
I/O interface enabling the device core to run at 3.3 V,
while I/O pins are compatible with 5.0–V, 3.3–V, and 2.5–V logic
levels
Pin counts ranging from 44 to 256 in a variety of thin quad flat pack
(TQFP), plastic quad flat pack (PQFP), plastic J–lead chip carrier
(PLCC), and FineLine BGA
TM
packages
Hot–socketing support
Programmable interconnect array (PIA) continuous routing structure
for fast, predictable performance
Industrial temperature range
Table 1. MAX 3000A Device Features
Feature
Usable gates
Macrocells
Logic array blocks
Maximum user I/O
pins
t
PD
(ns)
t
SU
(ns)
t
CO1
(ns)
f
CNT
(MHz)
Altera Corporation
DS-MAX3000A-3.5
EPM3032A
600
32
2
34
4.5
2.9
3.0
227.3
EPM3064A
1,250
64
4
66
4.5
2.8
3.1
222.2
EPM3128A
2,500
128
8
98
5.0
3.3
3.4
192.3
EPM3256A
5,000
256
16
161
7.5
5.2
4.8
126.6
EPM3512A
10,000
512
32
208
7.5
5.6
4.7
116.3
1
How to quickly master the principles and functions of different types of MCUs
The basic principles and functions of any MCU are similar, and the only differences are the configuration and number of peripheral function modules, instruction systems, etc. As for the instruction sy...
Aguilera Microcontroller MCU
Flash is locked and the emulator cannot connect to the chip. Error message: No target connected
[size=4][color=#000000][backcolor=white]Reason: The GPIO port with SW/JTAG multiplexing function is occupied in the program[/backcolor][/color][/size] [size=4][color=#000000][backcolor=white] [/backco...
Jacktang Analogue and Mixed Signal
Vote: Which of these TI star products do you like?
From now until July 19Each person has three chances to vote and choose the device they like. If you post a comment explaining your choice, you will be given 10-100 Chip Coins.Part 1“ MSP430FR2355: Hel...
soso TI Technology Forum
It was not until the PCBA could not be assembled that I realized the importance of the silk screen marking of the package design.
Author: Wang Huidong, a member of Yibo Technology Expressway Media Longlong worked hard to design PCBs and had a beautiful girlfriend named Lily.But his mother-in-law refused to agree. Her daughter wa...
yvonneGan PCB Design
How to achieve 4-20mA current isolation output of microcontroller?
On TI's official website, you can find a solution for 4-20mA current isolation output based on XTR111. It uses a capacitive isolation chip to isolate and transmit digital signals. The isolated digital...
zjqmyron Sensor
Buck-boost supercapacitor charging solution
[i=s]This post was last edited by qwqwqw2088 on 2021-5-19 08:50[/i]Supercapacitors are becoming more and more popular in many applications due to their charging times, better transient performance, si...
qwqwqw2088 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号