Selectable positive or negative edge synchronization
Synchronous output enable
Output frequency: 15MHz to 100MHz
TTL outputs
3 skew grades:
IDT59910A-2: t
SKEW0
<250ps
IDT59910A-5: t
SKEW0
<500ps
IDT59910A-7: t
SKEW0
<750ps
3-level inputs for PLL range control
PLL bypass for DC testing
External feedback, internal loop filter
46mA I
OL
high drive outputs
Low Jitter: <200ps peak-to-peak
Outputs drive 50Ω terminated lines
Ω
Pin-compatible with Cypress CY7B9910
Available in SOIC package
DESCRIPTION:
The IDT59910A is a high fanout phase lock loop clock driver in-
tended for high performance computing and data-communications appli-
cations. The IDT59910A has eight zero delay TTL outputs.
The IDT59910A maintains Cypress CY7B9910 compatibility while pro-
viding two additional features: Synchronous Output Enable (GND/sOE),
and Positive/Negative Edge Synchronization (V
CCQ
/PE). When the GND/
sOE
pin is held low, all the outputs are synchronously enabled (CY7B9910
compatibility). However, if GND/sOE is held high, all the outputs except
Q2 and Q3 are synchronously disabled.
Furthermore, when the V
CCQ
/PE is held high, all the outputs are syn-
chronized with the positive edge of the REF clock input (CY7B9910
compatibility). When V
CCQ
/PE is held low, all the outputs are synchro-
nized with the negative edge of REF.
The FB signal is compared with the input REF signal at the phase
detector in order to drive the VCO. Phase differences cause the VCO of
the PLL to adjust upwards or downwards accordingly.
An internal loop filter moderates the response of the VCO to the
phase detector. The loop filter transfer function has been chosen to
provide minimal jitter (or frequency variation) while still providing accu-
rate responses to input frequency changes.
FUNCTIONAL BLOCK DIAGRAM
V
CCQ
/PE
GND/sOE
Q
0
Q
1
Q
2
Q
3
PLL
REF
Q
4
Q
5
FS
Q
6
Q
7
FB
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
1
c
2001
Integrated Device Technology, Inc.
SEPTEMBER 2001
DSC 5845/1
IDT59910A
LOW SKEW PLL CLOCK DRIVER TURBOCLOCK JR.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
PIN CONFIGURATION
REF
V
CCQ
FS
NC
V
CCQ
/PE
V
CCN
Q
0
Q
1
GND
Q
2
Q
3
V
CCN
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
GND
TEST
NC
GND/sOE
V
CCN
Q
7
Q
6
GND
Q
5
Q
4
V
CCN
FB
ABSOLUTE MAXIMUM RATINGS
(1)
Symbol
V
I
T
STG
Description
Supply Voltage to Ground
DC Input Voltage
Maximum Power Dissipation (T
A
= 85°C)
Storage Temperature
Max
–0.5 to +7
–0.5 to +7
530
–65 to +150
Unit
V
V
mW
°C
NOTE:
1. Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolute-
maximum-rated conditions for extended periods may affect device reliability.
CAPACITANCE
(T
A
= +25°C, f = 1MHz, V
IN
= 0V)
Parameter
C
IN
Description
Input Capacitance
Typ.
5
Max.
7
Unit
pF
SOIC
TOP VIEW
NOTE:
1. Capacitance applies to all inputs except TEST and FS. It is characterized but not
production tested.
PIN DESCRIPTION
Pin Name
REF
FB
TEST
(1)
GND/
sOE
(1)
V
CCQ
/PE
FS
(2)
Type
IN
IN
IN
IN
IN
IN
Description
Reference Clock Input
Feedback Input
When MID or HIGH, disables PLL (except for conditions of Note 1). REF goes to all outputs. Set LOW for normal operation.
Synchronous Output Enable. When HIGH, it stops clock outputs (except Q
2
and Q
3
) in a LOW state - Q
2
and Q
3
may be used as the
feedback signal to maintain phase lock. Set GND/sOE LOW for normal operation.
Selectable positive or negative edge control. When LOW/HIGH the outputs are synchronized with the negative/positive edge of the
reference clock.
Frequency range select. 3 level input.
FS = GND: 15 to 35MHz
FS = MID (or open): 25 to 60MHz
FS = V
CC
: 40 to 100MHz
Q
0
- Q
7
V
CCN
V
CCQ
GND
OUT
PWR
PWR
PWR
Eight clock output
Power supply for output buffers
Power supply for phase locked loop and other internal circuitry
Ground
NOTES:
1. When TEST = MID and GND/sOE = HIGH, PLL remains active.
2. This input is wired to Vcc, GND, or unconnected. Default is MID level. If it is switched in the real time mode, the outputs may glitch, and the PLL may require an additional
lock time before all data sheet limits are achieved.
2
IDT59910A
LOW SKEW PLL CLOCK DRIVER TURBOCLOCK JR.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
RECOMMENDED OPERATING RANGE
IDT59910A-5, -7
(Industrial)
Symbol
V
CC
T
A
Description
Power Supply Voltage
Ambient Operating Temperature
Min.
4.5
-40
Max.
5.5
+85
IDT59910A-2
(Commercial)
Min.
4.75
0
Max.
5.25
+70
Unit
V
°C
DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE
Symbol
V
IH
V
IL
V
IHH
V
IMM
V
ILL
I
IN
Parameter
Input HIGH Voltage
Input LOW Voltage
Input HIGH Voltage
(1)
Input MID Voltage
(1)
Input LOW Voltage
(1)
Input Leakage Current
(REF, FB Inputs Only)
I
3
I
PU
I
PD
V
OH
V
OL
I
OS
3-Level Input DC Current (TEST, FS)
Input Pull-Up Current (V
CCQ
/PE)
Input Pull-Down Current (GND/sOE)
Output HIGH Voltage
Output LOW Voltage
Output Short Circuit Current
(2)
Conditions
Guaranteed Logic HIGH (REF, FB Inputs Only)
Guaranteed Logic LOW (REF, FB Inputs Only)
3-Level Inputs Only
3-Level Inputs Only
3-Level Inputs Only
V
IN
=
V
CC
or GND
V
CC
= Max.
Min.
2
—
V
CC
/2
−
0.5
V
CC
−
1
Max.
—
0.8
—
V
CC
/2+0.5
Unit
V
V
V
V
V
µA
—
—
HIGH Level
MID Level
LOW Level
—
—
—
—
—
2.4
—
—
—
1
±5
±200
±50
±200
±100
±100
—
—
0.45
V
IN
=
V
CC
V
IN
=
V
CC
/2
V
IN
= GND
V
CC
= Max., V
IN
= GND
V
CC
= Max., V
IN
=
V
CC
µA
µA
µA
V
V
mA
−
16mA
V
CC
= Min., I
OH
=
−
40mA
V
CC
= Min., I
OH
=
V
CC
= Min., I
OL
= 46mA
V
CC
= Max., V
O
= GND
−
250
NOTES:
1. These inputs are normally wired to V
CC
, GND, or unconnected. Internal termination resistors bias unconnected inputs to V
CC
/2. If these inputs are switched, the function and
timing of the outputs may be glitched, and the PLL may require an additional t
LOCK
time before all datasheet limits are achieved.
2. This is to be measured at 25°C with 10:1 duty cycle, one output at a time, and one second maximum.
POWER SUPPLY CHARACTERISTICS
Symbol
I
CCQ
∆I
CC
I
CCD
I
TOT
Parameter
Quiescent Power Supply Current
Power Supply Current per Input HIGH
Dynamic Power Supply Current per Output
Total Power Supply Current
Test Conditions
(1)
V
CC
= Max., TEST = MID, REF = LOW,
GND/sOE = LOW, All outputs unloaded
V
CC
= Max., V
IN
= 3.4V
V
CC
= Max., C
L
= 0pF
V
CC
= 5V, F
REF
= 25MHz, C
L
= 240pF
(1)
V
CC
= 5V, F
REF
= 33MHz, C
L
= 240pF
(1)
V
CC
= 5V, F
REF
= 66MHz, C
L
= 240pF
(1)
NOTE:
1. For eight outputs, each loaded with 30pF.
Typ.
(2)
10
0.4
100
53
63
117
Max.
40
1.5
160
—
—
—
Unit
mA
mA
µA/MHz
mA
3
IDT59910A
LOW SKEW PLL CLOCK DRIVER TURBOCLOCK JR.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
INPUT TIMING REQUIREMENTS
Symbol
t
R
, t
F
t
PWC
D
H
R
EF
Description
(1)
Maximum input rise and fall times, 0.8V to 2V
Input clock pulse, HIGH or LOW
Input duty cycle
Reference clock input
Min.
—
3
10
15
Max.
10
—
90
100
Unit
ns/V
ns
%
MHz
NOTE:
1. Where pulse width implied by D
H
is less than t
PWC
limit, t
PWC
limit applies.
SWITCHING CHARACTERISTICS OVER OPERATING RANGE
IDT59910A-2
Symbol
F
REF
t
RPWH
t
RPWL
t
SKEW0
t
DEV
t
PD
t
ODCV
t
ORISE
t
OFALL
t
LOCK
t
JR
Parameter
FS = LOW
REF Frequency Range
REF Pulse Width HIGH
(1,8)
REF Pulse Width LOW
(1,8)
Zero Output Skew (All Outputs)
(1,3,4)
Device-to-Device Skew
(1,2,5)
REF Input to FB Propagation Delay
(1,7)
Output Duty Cycle Variation from 50%
(1)
Output Rise Time
(1)
Output Fall Time
(1)
PLL Lock Time
(1,6)
Cycle-to-Cycle Output Jitter
(1)
RMS
Peak-to-Peak
FS = MED
FS = HIGH
Min.
15
25
40
3
3
—
—
Typ.
—
—
—
—
—
0.1
—
0
0
1
1
—
—
—
Max.
35
60
100
—
—
0.25
0.75
0.25
1.2
1.2
1.2
0.5
25
200
Min.
15
25
40
3
3
—
—
IDT59910A-5
Typ.
—
—
—
—
—
0.25
—
0
0
1
1
—
—
—
Max.
35
60
100
—
—
0.5
1.25
0.5
1.2
1.5
1.5
0.5
25
200
Min.
15
25
40
3
3
—
—
IDT59910A-7
Typ.
—
—
—
—
—
0.3
—
0
0
1.5
1.5
—
—
—
Max.
35
60
100
—
—
0.75
1.65
0.7
1.2
2.5
2.5
0.5
25
200
ns
ns
ns
ns
ns
ns
ns
ns
ms
ps
MHz
Unit
−
0.25
−
1.2
0.15
0.15
—
—
—
−
0.5
−
1.2
0.15
0.15
—
—
—
−
0.7
−
1.2
0.15
0.15
—
—
—
NOTES:
1. All timing and jitter tolerances apply for F
NOM
> 25MHz.
2. Skew is the time between the earliest and the latest output transition among all outputs with the specified load.
3. t
SKEW
is the skew between all outlets. See AC TEST LOADS.
4. For IDT59910A-2 t
SKEW0
is measured with C
L
= 0pF; for C
L
= 30pF, t
SKEW0
= 0.35ns Max.
5. t
DEV
is the output-to-output skew between any two devices operating under the same conditions (V
CC
, ambient temperature, air flow, etc.)
6. t
LOCK
is the time that is required before synchronization is achieved. This specification is valid only after V
CC
is stable and within normal operating limits. This parameter is
measured from the application of a new signal or frequency at REF or FB until t
PD
is within specified limits.
7. t
PD
is measured with REF input rise and fall times (from 0.8V to 2V ) of 1ns.
8. Refer to INPUT TIMING REQUIREMENTS for more detail.
4
IDT59910A
LOW SKEW PLL CLOCK DRIVER TURBOCLOCK JR.
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
AC TEST LOADS AND WAVEFORMS
V
CC
3.0V
2.0V
Vth =1.5V
≤
1ns
≤
1ns
130
Ω
Output
0.8V
0V
TTL Input Test Waveform
91
Ω
C
L
C
L
= 50pF (C
L
= 30pF for -2 and -5 devices)
t
O R ISE
t
OF AL L
Test Load
2.0V
0.8V
TTL Output Waveform
AC TIMING DIAGRAM
t
R EF
t
R PW H
REF
t
RP W L
t
PD
t
OD CV
t
O D CV
FB
t
JR
Q
t
S KE W
t
S K EW
OTHER Q
NOTES:
Skew:
t
SKEW
:
t
DEV
:
t
ODCV
:
t
LOCK
:
The time between the earliest and the latest output transition among all outputs when all are loaded with 50pF (30pF for -2 and -5) and terminated with 50Ω to 2.06V.
The skew between all outputs.
The output-to-output skew between any two devices operating under the same conditions (V
CC
, ambient temperature, air flow, etc.)
The deviation of the output from a 50% duty cycle.
The time that is required before synchronization is achieved. This specification is valid only after V
CC
is stable and within normal operating limits. This parameter
is measured from the application of a new signal or frequency at REF or FB until t
It is the circled area in the figure. At this time, no current flows into the secondary side, and the diode is reverse biased and cut off. Then its terminal voltage should be the secondary side voltag...
Thermistor K value in lithium battery management circuit. If you use a different thermistor, you can choose to calculate and change the temperature coefficient using the attached excel document.
Recal...
[i=s]This post was last edited by wangerxian on 2022-6-6 14:08[/i]A few days ago, I saw a review posted on the forum, which was a Qinheng CH224EVT evaluation board [ https://en.eeworld.com/bbs/elecpla...
I took some time off over the weekend to disassemble a Bluetooth headset charging case.No logo on the frontThe reverse side has logo, model, capacity, etc.The charging port is a Type-C interface.After...
[i=s]This post was last edited by qwqwqw2088 on 2021-11-4 15:47[/i]Have you ever wanted to have a pet robot dog? Now there is one in front of you.It is only the size of a palm.You can run, jump, and e...
Translated from - Semiwiki Presto Engineering recently held a vision chip technology webinar to discuss what a vision chip is, what applications it has, and how to optimize its use. Samer Ismail, a...[Details]
China ranks first in the world in 5G patents and is now leading the world in 5G construction. 993,000 5G base stations have been built, accounting for more than two-thirds of the world. Recentl...[Details]
introduction
The underground continuous wall is a continuous reinforced concrete wall built underground as a water interception, anti-seepage, load-bearing and water-retaining structure. The u...[Details]
Video image signal processing (ISP) has come a long way from the analog era. Today, digital signal processing enables image data processing at the bit level, providing unprecedented control over image...[Details]
US President Trump said on his Twitter that the US tariff rate on $200 billion worth of Chinese goods will be increased from 10% to 25%. The products affected are mostly electronic components, furnit...[Details]
According to Jiwei.com, the main structures of the 1# factory building, 2# warehouse, 3# warehouse and 4# canteen in the first phase of the Ziguang Huazhi Digital Factory project in Liangjiang Yufu N...[Details]
A JFET device is used as a variable resistor to adjust the amplitude stabilization circuit of the AGC loop, and the circuit is shown in the attached figure.
Working Principle This circui...[Details]
Two months after the inauguration of the Lingang New Area, the Lingang New Area Management Committee issued a number of policies to promote industrial development and a number of support measures for...[Details]
Julia programming language accelerates AI, medicine and robotics Hansdorf, Germany, May 5, 2021 - The fight against the novel coronavirus has never stopped, and now it has extended from medical lab...[Details]
//To be improved #include pic.h #include "../head/config.h" __CONFIG(HS&WDTDIS&LVPDIS&PWRTEN);//Set the fuse bit //MCU LED common anode segment code table (with decimal point) 0~9 const char table...[Details]
This article introduces a transmitter assembled with 6Pl power amplifier tubes.
The circuit is shown in the figure below: B1, B2, G, R1, R2, C2, C3, C4, and C5 are all disassembled products. ...[Details]
IntroductionThe burning and self-loading of a chip are the basic conditions for the smooth operation of a DSP system. There are already a large number of literatures and work results in the field...[Details]
Purpose: Prevent repeated inclusion and compilation of header files definition #ifndef x #define x ... #endif This is a kind of macro definition, which can make branch selection...[Details]
Doubao, owned by ByteDance, has officially launched its first AI smart headset, Ola Friend. This open-ear headset weighs only 6.6 grams per ear, achieving a nearly seamless wearing experience. It d...[Details]
Optimizing Power Consumption in Vision Systems with Wake on Motion
Optimizing Vision System Power Consumption Using Wake-on-Motion
Have you ever wondered how a smart d...[Details]
Analog electronics
京公网安备 11010802033920号
EEWORLD
