HY57V161610DTC-6 datasheet, PDF

Datasheet> All Categories > storage> storage> HY57V161610DTC-6

HY57V161610DTC-6: Description1M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO50; Categorystorage storage; File Size174KB，13 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric Compare View All

HY57V161610DTC-6 Overview

1M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO50

HY57V161610DTC-6 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	SK Hynix
Parts packaging code	TSOP2
package instruction	TSOP2, TSOP50,.46,32
Contacts	50
Reach Compliance Code	unknow
ECCN code	EAR99
access mode	DUAL BANK PAGE BURST
Maximum access time	5.5 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	167 MHz
I/O type	COMMON
interleaved burst length	1,2,4,8
JESD-30 code	R-PDSO-G50
length	20.968 mm
memory density	16777216 bi
Memory IC Type	SYNCHRONOUS DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	50
word count	1048576 words
character code	1000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	1MX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSOP50,.46,32
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Certification status	Not Qualified
refresh cycle	4096
Maximum seat height	1.2 mm
self refresh	YES
Continuous burst length	1,2,4,8,FP
Maximum standby current	0.001 A
Maximum slew rate	0.12 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10.16 mm

Preview

Download Datasheet

View All

HY57V161610D

2 Banks x 512K x 16 Bit Synchronous DRAM

DESCRIPTION

THE Hyundai HY57V161610D is a 16,777,216-bits CMOS Synchronous DRAM, ideally suited for the main memory and graphic

applications which require large memory density and high bandwidth. HY57V161610D is organized as 2banks of 524,288x16.

HY57V161610D is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are synchronized

with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output

voltage levels are compatible with LVTTL.

Programmable options include the length of pipeline (Read latency of 1,2 or 3), the number of consecutive read or write cycles initi-

ated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A

burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a

new burst read or write command on any cycle. (This pipeline design is not restricted by a `2N` rule.)

FEATURES

•

Single 3.0V to 3.6V power supply

All device pins are compatible with LVTTL interface

JEDEC standard 400mil 50pin TSOP-II with 0.8mm of pin

pitch

All inputs and outputs referenced to positive edge of system

clock

Data mask function by UDQM/LDQM

Internal two banks operation

•

Auto refresh and self refresh

4096 refresh cycles / 64ms

Programmable Burst Length and Burst Type

- 1, 2, 4, 8 and Full Page for Sequence Burst

- 1, 2, 4 and 8 for Interleave Burst

Programmable CAS Latency ; 1, 2, 3 Clocks

ORDERING INFORMATION

Part No.

HY57V161610DTC-5

HY57V161610DTC-55

HY57V161610DTC-6

HY57V161610DTC-7

HY57V161610DTC-8

HY57V161610DTC-10

HY57V161610DTC-15

Clock Frequency

200MHz

183MHz

166MHz

143MHz

125MHz

100MHz

66MHz

Organization

Interface

Package

2Banks x 512Kbits x 16

LVTTL

400mil

50pin TSOP II

Note :

1. V

(min) of HY57V161610DTC-5/55 is 3.15V

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for

use of circuits described. No patent licenses are implied

Rev. 4.0/Aug. 02

HY57V161610DTC-6 Related Products

	HY57V161610DTC-6	HY57V161610DTC-10	HY57V161610DTC-15	HY57V161610D
Description	1M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO50	1M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO50	1M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO50	1M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO50
memory width	16	16	16	16
Number of functions	1	1	1	1
Number of ports	1	1	1	1
Number of terminals	50	50	50	50
Maximum operating temperature	70 °C	70 °C	70 °C	70 Cel
organize	1MX16	1MX16	1MX16	1M × 16
surface mount	YES	YES	YES	Yes
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING
Terminal location	DUAL	DUAL	DUAL	pair
Maker	SK Hynix	SK Hynix	SK Hynix	-
Parts packaging code	TSOP2	TSOP2	TSOP2	-
package instruction	TSOP2, TSOP50,.46,32	TSOP2, TSOP50,.46,32	TSOP2,	-
Contacts	50	50	50	-
Reach Compliance Code	unknow	unknow	unknow	-
ECCN code	EAR99	EAR99	EAR99	-
access mode	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	DUAL BANK PAGE BURST	-
Maximum access time	5.5 ns	7 ns	7 ns	-
Other features	AUTO/SELF REFRESH	AUTO/SELF REFRESH	AUTO/SELF REFRESH	-
JESD-30 code	R-PDSO-G50	R-PDSO-G50	R-PDSO-G50	-
length	20.968 mm	20.968 mm	20.968 mm	-
memory density	16777216 bi	16777216 bi	16777216 bi	-
Memory IC Type	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	SYNCHRONOUS DRAM	-
word count	1048576 words	1048576 words	1048576 words	-
character code	1000000	1000000	1000000	-
Operating mode	SYNCHRONOUS	SYNCHRONOUS	SYNCHRONOUS	-
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	TSOP2	TSOP2	TSOP2	-
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	-
Package form	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	SMALL OUTLINE, THIN PROFILE	-
Certification status	Not Qualified	Not Qualified	Not Qualified	-
Maximum seat height	1.2 mm	1.2 mm	1.2 mm	-
self refresh	YES	YES	YES	-
Maximum supply voltage (Vsup)	3.6 V	3.6 V	3.6 V	-
Minimum supply voltage (Vsup)	3 V	3 V	3 V	-
Nominal supply voltage (Vsup)	3.3 V	3.3 V	3.3 V	-
technology	CMOS	CMOS	CMOS	-
Terminal pitch	0.8 mm	0.8 mm	0.8 mm	-
width	10.16 mm	10.16 mm	10.16 mm	-

Recommended Resources

Electronic potential circuit composed of digital circuits

Universal inverter deceleration braking circuit

Superman RSCX-102 rechargeable electric shaver circuit diagram

Switching power supply circuit diagram using MC44602

Analog Surround Sound Generator Circuit

Stable square wave m---angular wave oscillator

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components