HY57V161610D
2 Banks x 512K x 16 Bit Synchronous DRAM
DESCRIPTION
THE Hyundai HY57V161610D is a 16,777,216-bits CMOS Synchronous DRAM, ideally suited for the main memory and graphic
applications which require large memory density and high bandwidth. HY57V161610D is organized as 2banks of 524,288x16.
HY57V161610D is offering fully synchronous operation referenced to a positive edge clock. All inputs and outputs are synchronized
with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output
voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 1,2 or 3), the number of consecutive read or write cycles initi-
ated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count sequence(sequential or interleave). A
burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a
new burst read or write command on any cycle. (This pipeline design is not restricted by a `2N` rule.)
FEATURES
•
•
•
•
•
•
Single 3.0V to 3.6V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 50pin TSOP-II with 0.8mm of pin
pitch
All inputs and outputs referenced to positive edge of system
clock
Data mask function by UDQM/LDQM
Internal two banks operation
•
•
•
•
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 and Full Page for Sequence Burst
- 1, 2, 4 and 8 for Interleave Burst
Programmable CAS Latency ; 1, 2, 3 Clocks
ORDERING INFORMATION
Part No.
HY57V161610DTC-5
HY57V161610DTC-55
HY57V161610DTC-6
HY57V161610DTC-7
HY57V161610DTC-8
HY57V161610DTC-10
HY57V161610DTC-15
Clock Frequency
200MHz
183MHz
166MHz
143MHz
125MHz
100MHz
66MHz
Organization
Interface
Package
2Banks x 512Kbits x 16
LVTTL
400mil
50pin TSOP II
Note :
1. V
DD
(min) of HY57V161610DTC-5/55 is 3.15V
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any responsibility for
use of circuits described. No patent licenses are implied
Rev. 4.0/Aug. 02
1
HY57V161610D
PIN CONFIGURATION
V
DD
DQ0
DQ1
V
SSQ
DQ2
DQ3
V
DDQ
DQ4
DQ5
V
SSQ
DQ6
DQ7
VDDQ
LDQM
/WE
/CAS
/RAS
/CS
A11
A10
A0
A1
A2
A3
V
DD
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
V
SS
DQ15
DQ14
VSSQ
DQ13
DQ12
50pin TSOP II
400mil x 825mil
0.8mm pin pitch
VDDQ
DQ11
DQ10
VSSQ
DQ9
DQ8
VDDQ
NC
UDQM
CLK
CKE
NC
A9
A8
A7
A6
A5
A4
VSS
PIN DESCRIPTION
PIN
CLK
CKE
CS
BA
A0 ~ A10
Clock
Clock Enable
Chip Select
Bank Address
Address
Row Address Strobe,
Column Address Strobe, Write
Enable
Data Input/Output Mask
Data Input/Output
Power Supply/Ground
Data Output Power/Ground
No Connection
PIN NAME
DESCRIPTION
The system clock input. All other inputs are referenced to the SDRAM on the rising
edge of CLK.
Controls internal clock signal and when deactivated, the SDRAM will be one of the
states among power down, suspend or self refresh.
Command input enable or mask except CLK, CKE and DQM
Select either one of banks during both RAS and CAS activity.
Row Address : RA0 ~ RA10, Column Address : CA0 ~ CA7
Auto-precharge flag : A10
RAS, CAS and WE define the operation.
Refer function truth table for details
DQM control output buffer in read mode and mask input data in write mode
Multiplexed data input / output pin
Power supply for internal circuit and input buffer
Power supply for DQ
No connection
RAS, CAS, WE
LDQM, UDQM
DQ0 ~ DQ15
V
DD
/V
SS
V
DDQ
/V
SSQ
NC
Rev. 4.0/Aug. 02
2
HY57V161610D
FUNCTIONAL BLOCK DIAGRAM
1Mx16 Synchronous DRAM
Self Refresh Counter
Row Addr. Latch/Predecoder
Auto/Self Refresh
Refresh
Interval Timer
Refresh
Counter
Row Decoder
Address[0:10]
Ref. Addr.[0:11]
512Kx16
Bank 0
Sense AMP & I/O gates
Column Decoder
DQ0
DQ1
DQ2
DQ3
DQ4
DQ5
DQ6
DQ7
DQ8
DQ9
DQ10
DQ11
DQ12
DQ13
DQ14
DQ15
CLK
Row Active
BA(A11)
CS
RAS
CAS
WE
UDQM
LDQM
Column Active
Overflow
Column Addr.
Latch & Counter
Burst Length
Counter
Column Decoder
Sense AMP & I/O gates
Row Addr. Latch/Predecoder
512Kx16
Bank 1
Mode Register
Test Mode
I/O Control
Rev. 4.0/Aug. 02
Data Input/Output Buffers
CKE
Precharge
Address
Register
State Machine
3
HY57V161610D
ABSOLUTE MAXIMUM RATINGS
Parameter
Ambient Temperature
Storage Temperature
Voltage on Any Pin relative to V
SS
Voltage on V
DD
relative to V
SS
Short Circuit Output Current
Power Dissipation
Soldering Temperature·Time
T
A
T
STG
V
IN
, V
OUT
V
DD
I
OS
P
D
T
SOLDER
Symbol
0 ~ 70
-55 ~ 125
-1.0 ~ 4.6
-1.0 ~ 4.6
50
1
260·10
Rating
°C
°C
V
V
mA
W
°C
·Sec
Unit
Note : Operation at above absolute maximum rating can adversely affect device reliability.
DC OPERATING CONDITION
(TA=0°C to 70°C)
Parameter
Power Supply Voltage
Input high voltage
Input low voltage
Symbol
V
DD
, V
DDQ
V
IH
V
IL
Min
3.0
2.0
-0.5
Typ.
3.3
3.0
0
Max
3.6
V
DD
+ 0.3
0.8
Unit
V
V
V
Note
1, 2, 3
1, 4
1, 5
Note :
1.All voltages are referenced to V
SS
= 0V.
2.V
DD
(min) is 3.15V when HY57V161610DTC-7 operates at CAS latency=2
3.V
DD
(min) of HY57V161610DTC-5/55 is 3.15V
4.V
IH
(max) is acceptable 4.6V AC pulse width with
≤
10ns of duration.
5.V
IL
(min) is acceptable -1.5V AC pulse width with
≤
10ns of duration.
AC OPERATING CONDITION
(TA=0°C to 70°C, V
DD
=3.0V to 3.6V, V
SS
=0V)
Parameter
AC input high / low level voltage
Input timing measurement reference level voltage
Input rise / fall time
Output timing measurement reference level
Output load capacitance for access time measurement
Symbol
V
IH
/ V
IL
Vtrip
tR / tF
Voutref
CL
Value
2.4/0.4
1.4
1
1.4
30
Unit
V
V
ns
V
pF
1
Note
Note :
1. Output load to measure access times is equivalent to two TTL gates and one capacitance(30pF).
For details, refer to AC/DC output load circuit.
2. V
DD
(min) is 3.15V when HY57V161610DTC-7 operates at CAS latency=2 and tCK2=8.9ns
3. V
DD
(min) of HY57V161610DTC-5/55 is 3.15V‘
Rev. 4.0/Aug. 02
4
HY57V161610D
CAPACITANCE
(TA=25°C, f=1MHz)
Parameter
CLK
Input capacitance
A0 ~ A10, BA
CKE, CS, RAS, CAS, WE, UDQM, LDQM
DQ0 ~ DQ15
Pin
Symbol
C
I1
C
I2
C
I/O
Min
2.5
2.5
4
Max
4
5
6.5
Unit
pF
pF
pF
Data input / output capacitance
OUTPUT LOAD CIRCUIT
Vtt=1.4V
RT=250
Ω
Output
30pF
Output
30pF
DC Output Load Circuit
AC Output Load Circuit
DC CHARACTERISTICS I
(TA=0°C to 70°C)
Parameter
Power Supply Voltage
Input leakage current
Output leakage current
Output high voltage
Output low voltage
V
DD
IL
IO
V
OH
V
OL
Symbol
Min.
3.0
-1
-1
2.4
-
Max
3.6
1
1
-
0.4
Unit
V
uA
uA
V
V
Note
1, 2
3
4
I
OH
= -4mA
I
OL
=+4mA
Note :
1.V
DD
(min) is 3.15V when HY57V161610DTC-7 operates at CAS latency=2 and tCK2=8.9ns.
2.V
DD
(min) of HY57V161610DTC-5/55 is 3.15V
3.V
IN
= 0 to 3.6V, All other pins are not under test = 0V
4.D
OUT
is disabled, V
OUT
=0 to 3.6V
Rev. 4.0/Aug. 02
5