EEWORLDEEWORLDEEWORLD

Part Number

Search

NAND512R4M5BZB5E

Description
Memory Circuit, 32MX16, CMOS, PBGA149, 10 X 13.50 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, TFBGA-149
Categorystorage    storage   
File Size227KB,23 Pages
ManufacturerNumonyx ( Micron )
Websitehttps://www.micron.com
Download Datasheet Parametric View All

NAND512R4M5BZB5E Overview

Memory Circuit, 32MX16, CMOS, PBGA149, 10 X 13.50 MM, 1.20 MM HEIGHT, 0.80 MM PITCH, LEAD FREE, TFBGA-149

NAND512R4M5BZB5E Parametric

Parameter NameAttribute value
MakerNumonyx ( Micron )
Parts packaging codeBGA
package instructionTFBGA,
Contacts149
Reach Compliance Codeunknown
Other featuresLPSDRAM IS ORGANISED AS 16M X 16
JESD-30 codeR-PBGA-B149
length13.5 mm
memory density536870912 bit
Memory IC TypeMEMORY CIRCUIT
memory width16
Number of functions1
Number of terminals149
word count33554432 words
character code32000000
Operating modeASYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-30 °C
organize32MX16
Package body materialPLASTIC/EPOXY
encapsulated codeTFBGA
Package shapeRECTANGULAR
Package formGRID ARRAY, THIN PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.2 mm
Maximum supply voltage (Vsup)1.95 V
Minimum supply voltage (Vsup)1.7 V
Nominal supply voltage (Vsup)1.8 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL EXTENDED
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperature40
width10 mm
NAND256-M
NAND512-M, NAND01G-M
256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND
Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP
Features
Multi-Chip Packages
– 1 die of 256 Mb, 512 Mb (x8/ x16) NAND
Flash + 1 die of 256 Mb (x16) SDR
LPSDRAM
– 1 die of 256 Mb, 512 Mb (x8/ x16) NAND
Flash + 2 dice of 256 Mb (x16) SDR
LPSDRAMs
– 1 die of 256 Mb, 512 Mb (x8/ x16) NAND
Flash +1 die of 256 Mb (x16) DDR
LPSDRAM
– 1 die of 512 Mb (x16) NAND Flash + 1 die
of 256 Mb or 512 Mb (x16) DDR LPSDRAM
Supply voltages
– V
DDF
= 1.7V to 1.95V or 2.5V to 3.6V
– V
DDD
= V
DDQD
= 1.7V to 1.9V
Electronic Signature
ECOPACK
®
packages
Temperature range
– -30 to 85°C
FBGA
TFBGA107 10.5 x 13 x 1.2mm
TFBGA149 10 x 13.5 x 1.2mm
LFBGA137 10.5 x 13 x 1.4mm
TFBGA137 10.5 x 13 x 1.2 mm
(1)
(1) Preliminary specifications.
Fast Block Erase
– Block erase time: 2ms (typ)
Status Register
Data integrity
– 100,000 Program/Erase cycles
– 10 years Data Retention
Flash Memory
NAND Interface
– x8 or x16 bus width
– Multiplexed Address/ Data
Page size
– x8 device: (512 + 16 spare) Bytes
– x16 device: (256 + 8 spare) Words
Block size
– x8 device: (16K + 512 spare) Bytes
– x16 device: (8K + 256 spare) Words
Page Read/Program
– Random access: 15µs (max)
– Sequential access: 50ns (min)
– Page program time: 200µs (typ)
Copy Back Program mode
– Fast page copy without external buffering
LPSDRAM
Interface: x16 or x 32 bus width
Deep Power Down mode
1.8v LVCMOS interface
Quad internal Banks controlled by BA0 and
BA1
Automatic and controlled Precharge
Auto Refresh and Self Refresh
– 8,192 Refresh cycles/64ms
– Programmable Partial Array Self Refresh
– Auto Temperature Compensated Self
Refresh
Wrap sequence: sequential/interleave
Burst Termination by Burst Stop command and
Precharge command
August 2006
Rev 5
1/23
www.st.com
2

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号