1998.11.30 Ver.B
MITSUBISHI LSIs
PRELIMINARY
Notice: This is not a final specification.
Some parametric limits are subject to change.
M5M54R16AJ,ATP-10,-12,-15
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
DESCRIPTION
The M5M54R16A is a family of 262144-word by 16-bit
static RAMs, fabricated with the high performance CMOS
process and designed for high speed application. These
devices operate on a single 3.3V supply, and are directly
TTL compatible.
They include a power down feature as well. In write
and read cycles, the lower and upper bytes are able
to be controled either togethe or separately by LB
and UB.
CHIP SELECT
INPUT
DATA
INPUTS/
OUTPUTS
ADDRESS
INPUTS
PIN CONFIGURATION (TOP VIEW)
FEATURES
•Fast access time
M5M54R16AJ,ATP-10 ... 10ns(max)
M5M54R16AJ,ATP-12 ... 12ns(max)
M5M54R16AJ,ATP-15 ... 15ns(max)
A
0
A
1
A
2
A
3
A
4
S
DQ
1
DQ
2
DQ
3
DQ
4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
(3.3V)
(0V)
V
CC
A
17
ADDRESS
A
16
INPUTS
A
15
OUTPUT
OE
ENABLE INPUT
BYTE
UB
CONTROL
LB
INPUTS
DQ
16
DQ
15 DATA
INPUTS/
DQ
14 OUTPUTS
DQ
13
GND
(0V)
•Single +3.3V power supply
•Fully static operation : No clocks, No refresh
•Common data I/O
•Easy memory expansion by S
•Three-state outputs : OR-tie capability
•OE prevents data contention in the I/O bus
•Directly TTL compatible : All inputs and outputs
•Separate control of lower and upper bytes by LB and UB
GND
DQ
5
DATA
DQ
6
INPUTS/
DQ
7
OUTPUTS
DQ
8
WRITE
CONTROL INPUT
W
A
5
A
6
ADDRESS
INPUTS
A
7
A
8
A
9
V
CC
DQ
12
DQ
11
DQ
10
DQ
9
N.C
A
14
A
13
A
12
A
11
A
10
(3.3V)
DATA
INPUTS/
OUTPUTS
ADDRESS
INPUTS
Outline
44P0K
APPLICATION
High-speed memory system
PACKAGE
M5M54R16AJ .......... 44pin 400mil SOJ
M5M54R16ATP .......... 44pin 400mil TSOP(II)
state. (LB and/or UB=L, S=L)
When setting LB at a high level and other pins are in
an active state, upper-Byte are in a selectable mode
in which both reading and writing are enable, and
lower-Byte are in a non-selectable mode. And when
setting UB at a high level and other pins are in an
active state, lower-Byte are in a selectable mode in
which both reading and writing are enable, and upper-
Byte are in a non-selectable mode.
When setting LB and UB at a high level or S at high
level, the chip is in a non-selectable mode in which
both reading and writing are disabled. In this mode,
the output stage is in a high-impedance state,
allowing OR-tie with other chips and memory
expansion by LB, UB and S.
Signal-S controls the power-down feature. When S
goes high, power dissapation is reduced extremely.
The access time from S is equivalent to the address
access time.
FUNCTION
The operation mode of the M5M54R16A is determined
by a combination of the device control inputs S, W, OE,
LB, and UB. Each mode is summarized in the function
table.
A write cycle is executed whenever the low level W
overlaps with low level LB and/or low level UB and low
level S. The address must be set-up before write cycle
and must be stable during the entire cycle.
The data is latched into a cell on the traling edge of
W, LB, UB or S, whichever occurs first, requiring the
set-up and hold time relative to these edge to be
maintained. The output enable input OE directly
controls the output stage. Setting the OE at a high level,
the output stage is in a high impedance state, and the
data bus contention problem in the write cycle is
eliminated.
A read cycle is excuted by setting W at a high level
and OE at a low level while LB and/or UB and S are in
an active
MITSUBISHI
ELECTRIC
1
MITSUBISHI LSIs
M5M54R16AJ,ATP-10,-12,-15
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
ABSOLUTE MAXIMUM RATINGS
Symbol
V
cc
V
I
V
O
Parameter
Supply voltage
Input voltage
Output voltage
Power dissipation
Operating temperature
Storage temperature
Conditions
With respect to GND
Ta=25°C
Ratings
- 2.0
*
~ 4.6
- 2.0
*
~ Vcc+0.5
- 2.0
*
~ Vcc
1000
0 ~ 70
- 10 ~ 85
- 65 ~ 150
Unit
V
V
V
mW
°C
°C
°C
P
d
T
opr
T
stg(bias)
Storage temperature(bias)
T
stg
*Pulse width
≤3ns,
In case of DC: - 0.5V
DC ELECTRICAL CHARACTERISTICS
Symbol
V
IH
V
IL
V
OH
V
OL
I
I
I
OZ
Parameter
High-level input voltage
Low-level input voltage
High-level output voltage
Low-level output voltage
Input current
Output current in off-state
Active supply current
(TTL level)
(Ta=0~70°C, Vcc=3.3V
Condition
+10%
-5%
,unless
otherwise noted)
Min
2.0
2.4
0.4
2
2
Limits
Typ
Max
Vcc+0.3
0.8
Unit
V
V
V
V
uA
uA
I
OH
= - 4mA
I
OL
= 8mA
V
I
= 0 ~ Vcc
V
I (S)
= V
IH
V
O
= 0 ~ Vcc
V
I (S)
= V
IL
other inputs V
IH
or V
IL
Output-open(duty 100%)
AC(10ns cycle)
AC(12ns cycle)
AC(15ns cycle)
DC
AC(10ns cycle)
AC(12ns cycle)
AC(15ns cycle)
DC
I
CC1
I
CC2
Stand-by supply current
(TTL level)
Stand-by current
(MOS level)
V
I (S)
= V
IH
V
I (S)
=
Vcc - 0.2V
other inputs V
I
≤0.2V
or V
I
≥Vcc
- 0.2V
260
250
230
120
90
70
60
40
10
mA
mA
I
CC3
mA
Note 1: Direction for current flowing into an IC is positive (no mark).
CAPACITANCE
Symbol
(Ta=0~70°C , Vcc=3.3V
Parameter
+10%
-5%
,unless otherwise noted)
Test Condition
Min
Limit
Typ
Max
7
8
Unit
pF
pF
C
I
Input capacitance
V
I
=GND,V
i
=25mVrms,f=1MHz
C
O
Output capacitance
V
o
=GND,V
o
=25mVrms,f=1MHz
Note 2: C
I
,C
O
are periodically sampled and are not 100% tested.
AC ELECTRICAL CHARACTERISTICS
(Ta= 0~70 °C ,V
CC
=3.3V
+10%
,unless otherwise noted)
-5%
(1) MEASUREMENT CONDITION
Input pulse levels
...................................
V
IH
=3.0V,V
IL
=0.0V
Input rise and fall time
...................................................
3ns
Input timing reference levels
......................
V
IH
=1.5V,V
IL
=1.5V
Output timing reference levels
................
V
OH
=1.5V, V
OL
=1.5V
Output loads
.......................................................
Fig1 ,Fig2
OUTPUT
Z0=50Ω
5.0V
480Ω
DQ
RL=50Ω
VL=1.5V
Fig.1 Output load
DQ
255Ω
5pF
Including
scope and JIG
(
)
Fig.2 Output load for t
en
, t
dis
MITSUBISHI
ELECTRIC
3
MITSUBISHI LSIs
M5M54R16AJ,ATP-10,-12,-15
4194304-BIT (262144-WORD BY 16-BIT) CMOS STATIC RAM
READ CYCLE
Limits
Symbol
Parameter
M5M54R16AJ,ATP-10 M5M54R16AJ,ATP-12M5M54R16AJ,ATP-15 Unit
t
CR
t
a
(A)
t
a
(S)
t
a
(OE)
t
a
(B)
t
dis
(S)
t
dis
(OE)
t
dis
(B)
t
en
(S)
t
en
(OE)
t
en
(B)
t
v
(A)
t
PU
t
PD
Read cycle time
Address access time
Chip select access time
Output enable access time
LB,UB access time
Output disable time after S high
Output disable time after OE high
Output disable time after LB,UB high
Output enable time after S low
Output enable time after OE low
Output enable time after LB,UB low
Data valid time after address change
Power-up time after chip selection
Power-down time after chip selection
Min
10
Max
10
10
5
Min
12
Max
12
12
6
Min
15
Max
ns
15
15
7
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
0
0
0
2
0
0
2
0
5
5
5
5
0
0
0
3
1
1
3
0
6
6
6
6
0
0
0
3
1
1
3
0
7
7
7
7
10
12
15
Write cycle
Limits
Symbol
Parameter
M5M54R16AJ,ATP-10 M5M54R16AJ,ATP-12 M5M54R16AJ,ATP-15 Unit
Min
t
CW
t
w
(W)
t
w
(W)
t
su
(B)
t
su
(A)
1
t
su
(A)
2
t
su
(S)
t
su
(D)
t
h
(D)
t
rec
(W)
t
dis
(W)
t
dis
(OE)
t
en
(W)
t
en
(OE)
t
en
(B)
t
su
(A-WH)
t
su
(A-SH)
t
su
(A-BH)
Write cycle time
Write pulse width (OE low)
Write pulse width(OE high)
LB,UB setup time
Address setup time(W)
Address setup time(S)
Chip select setup time
Data setup time
Data hold time
Write recovery time
Output disable time after W low
Output disable time after OE high
Output enable time after W high
Output enable time after OE low
Output enable time after LB,UB low
Address to W High
Address to S High
Address to LB,UB High
Max
10
10
8
8
0
0
8
5
0
1
0
0
0
0
0
8
8
8
5
5
Min
12
12
10
10
0
0
10
6
0
1
0
0
0
0
0
10
10
10
Max
Min
15
15
10
10
0
0
10
7
0
1
0
0
0
0
0
10
10
10
Max
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
6
6
7
7
MITSUBISHI
ELECTRIC
4