EEWORLDEEWORLDEEWORLD

Part Number

Search

8N4Q001KG-0148CDI

Description
Programmable Oscillators
CategoryPassive components   
File Size163KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

8N4Q001KG-0148CDI Online Shopping

Suppliers Part Number Price MOQ In stock  
8N4Q001KG-0148CDI - - View Buy Now

8N4Q001KG-0148CDI Overview

Programmable Oscillators

8N4Q001KG-0148CDI Parametric

Parameter NameAttribute value
Product CategoryProgrammable Oscillators
ManufacturerIDT (Integrated Device Technology, Inc.)
ProductXO
Quad-Frequency Programmable XO IDT8N4Q001 REV G
DATA SHEET
General Description
The IDT8N4Q001 is a Quad-Frequency Programmable Clock
Oscillator with very flexible frequency programming capabilities. The
device uses IDT’s fourth generation FemtoClock® NG technology for
an optimum high clock frequency and low phase noise performance.
The device accepts 2.5V or 3.3V supply and is packaged in a small,
lead-free (RoHS 6) 10-lead ceramic 5mm x 7mm x 1.55mm package.
Besides the four default power-up frequencies set by the FSEL0 and
FSEL1 pins, the IDT8N4Q001 can be programmed via the I
2
C
interface to output clock frequencies between 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz to a very high degree of
precision with a frequency step size of 435.9Hz ÷
N
(N is the PLL
output divider). Since the FSEL0 and FSEL1 pins are mapped to four
independent PLL divider registers (P, MINT, MFRAC and N),
reprogramming those registers to other frequencies under control of
FSEL0 and FSEL1 is supported. The extended temperature range
supports wireless infrastructure, telecommunication and networking
end equipment requirements.
Features
Fourth generation FemtoClock® NG technology
Programmable clock output frequency from 15.476MHz to
866.67MHz and from 975MHz to 1,300MHz
Four power-up default frequencies (see part number order
codes), re-programmable by I
2
C
I
2
C programming interface for the output clock frequency and
internal PLL control registers
Frequency programming resolution is 435.9Hz ÷N
One 2.5V, 3.3V LVDS clock output
Two control inputs for the power-up default frequency
LVCMOS/LVTTL compatible control inputs
RMS phase jitter @ 156.25MHz (12kHz - 20MHz): 0.253ps
(typical), integer PLL feedback configuration
RMS phase jitter @ 156.25MHz (1kHz - 40MHz): 0.263ps
(typical), integer PLL feedback configuration
Full 2.5V or 3.3V supply modes
-40°C to 85°C ambient operating temperature
Available in Lead-free (RoHS 6) package
Block Diagram
OSC
f
XTAL
÷MINT,
MFRAC
2
25
FSEL1
FSEL0
SCLK
SDATA
OE
Pulldown
Pulldown
Pullup
Pullup
Pullup
Pin Assignment
÷P
PFD
&
LPF
FemtoClock® NG
VCO
1950-2600MHz
÷N
Q
nQ
DNU 1
OE 2
GND 3
FSEL0 4
FSEL1 5
10 SCLK
9 SDATA
8 V
DD
7 nQ
6 Q
7
Configuration Register (ROM)
(Frequency, APR, Polarity)
I
2
C Control
IDT8N4Q001
10-lead ceramic 5mm x 7mm x 1.55mm
package body
CD Package
Top View
IDT8N4Q001GCD
REVISION A
MARCH 6, 2012
1
©2012 Integrated Device Technology, Inc.
MSP430 series MCU-Timer_A realizes PWM
The WM signal is a digital signal with a fixed period and an indefinite duty cycle.If the counter of Timer_A works in the up-counting mode, the output adopts the output mode 7 (reset/set mode)to contr...
灞波儿奔 Microcontroller MCU
Here are some questions about the differential signal amplifier circuit
Because the op amp is powered by a single power supply, a bias voltage VCM1 of tens of mV must be added (why?). I see that the classic differential amplifier circuits are all grounded? Also, I used a ...
西里古1992 Analog electronics
[Gizwits Gokit 3 Review] Part 2: Product Creation
1. Introduction In the last post, I wanted to test the production program, but after consulting and posting, I seem to know that the program is not included when it leaves the factory. Today, I will p...
w494143467 Domestic Chip Exchange
RT-Thread device framework learning SPI device
RT-Thread learning record 1. New Studio Project 2. Brief description of console usage 3. PIN device framework learning 4.UART device framework learning 5.I2C device framework learningSPI Devices The S...
ID.LODA Embedded System
Motor Science Series丨Understanding Motor Control Algorithms
Introduction: Consumers are demanding more power, smaller size, and higher efficiency from their home appliances, garden tools, and motor-driven products. Like many consumer electronics products, cons...
石榴姐 RF/Wirelessly
A beginner was trapped by the garbage code of the development board for a whole night
I am using the AX309 development board from Heijin and I am a beginner in FPGA. Today I simulated the serial port routine in their tutorial. First, I had a problem simulating a simple clock divider mo...
lingking FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号