Home > Power Circuits > Using 14-bit 125MSPS four-channel ADC circuit diagram

Using 14-bit 125MSPS four-channel ADC circuit diagram

Source: InternetPublisher:方世玉223 Keywords: Power supply other power circuits Updated: 2021/02/14

The circuit shown below is a simplified diagram of a 14-bit, 125 MSPS quad ADC system that uses back-end digital summation to increase the signal-to-noise ratio (SNR) from 74 dBFS for a single-channel ADC to 78.5 dBFS for a quad-channel ADC. This technology is particularly suitable for applications requiring high SNR (such as ultrasound and radar) and takes advantage of modern high-performance, low-power, quad-channel pipelined ADCs.

This circuit uses the basic principle that uncorrelated noise sources are summed on a root sum of squares (rss) basis, while signal voltages are summed on a linear basis.

 

Using 14-bit 125MSPS four-channel ADC circuit diagram

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号