Home > Basic Circuits > Circuit diagram of clock signal with adjustable duty cycle composed of four NOT gates

Circuit diagram of clock signal with adjustable duty cycle composed of four NOT gates

Source: InternetPublisher:走马观花 Keywords: signal circuit clock signal circuit diagram potentiometer Updated: 2021/12/05

As shown in the figure, the circuit mainly consists of four "NOT" gates. The frequency of the oscillation signal is determined by C and the parameters of potentiometers RP1 and RP2. Changing the resistance value of the potentiometer can change the frequency. The frequency adjustment range can reach 20:1. The resistance of potentiometer RP2 determines the width of output waveform T1, and the resistance of potentiometer RP2 determines the width of output waveform T2.

Clock<strong><strong>signal circuit with adjustable duty cycle composed of four NOT gates</strong></strong>Fig.jpgck="window.open(this.src)" alt="Click to see larger image"/>

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号