Home > Control Circuits > It is a 20 to 200ns analog delay circuit divided into 10 steps.

It is a 20 to 200ns analog delay circuit divided into 10 steps.

Source: InternetPublisher:赔钱虎 Keywords: Delay circuit BSP Updated: 2021/06/02

10. It is a 20 to 200ns<strong>analog</strong><strong>delay<strong>circuit</strong></strong> divided into 10 steps.gif

A centralized circuit is composed of a coil and a capacitor port. If
it is terminated with characteristic impedance (z:t 200 is 350f), there will be no reflection and the circuit network
will be used as a low-pass filter.
    The so-called characteristic impedance termination is from the delay line Output and input terminals (leads
l4 and 7) look at the impedance of the input and output. The circuit is 350Q.
    The photo also shows the tap point of the input analog
signal pulse from 200ns: the output waveform has a lag of about 200ns, ranging from 20ns to i80ns. The output waveform of the contact is also similar to


EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号