5325 views|2 replies

846

Posts

1

Resources
The OP
 

Design and Optimization of Logic Built-in Self-Test Phase Shifter* [Copy link]

The logic built-in self-test (Logic BIST) test structure is the development direction of chip testing in the future system-on-chip (SOC) design. Due to the high correlation of the pseudo-random sequence generated by the LFSR (Linear Feedback Shift Register), the fault coverage rate cannot meet the requirements. The use of phase shifters can reduce the spatial correlation of random sequences and improve the fault coverage rate of Logic BIST. This paper analyzes the mathematical theory of phase shifters and proposes a phase shifter design and optimization algorithm. The algorithm can obtain an efficient phase shifter with minimum delay and area cost.

2405.rar

51.49 KB, downloads: 9

This post is from Test/Measurement

Latest reply

Thank you for sharing   Details Published on 2021-5-7 11:13
Personal signature生活就是一场真人秀!
 
 

134

Posts

0

Resources
2
 
Phase shifters can reduce the spatial correlation of random sequences and improve the fault coverage of Logic BIST.
This post is from Test/Measurement
Personal signature深圳LED显示屏厂家www.gtek.hk全彩LED显示屏
 
 
 

661

Posts

0

Resources
3
 

Thank you for sharing

This post is from Test/Measurement
 
 
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list