2276 views|0 replies

19

Posts

0

Resources
The OP
 

Special hardware structure in Nand Flash [Copy link]

Nand flash is special compared to other common devices, so special devices also have special designs, so some special hardware features need to be explained:
1. Page Register: Since the smallest unit for Nand Flash reading and programming operations is generally a page, this feature is taken into consideration when designing the hardware of Nand Flash. For each piece, there is a corresponding area dedicated to storing a page of data to be written to the physical storage unit or just read from the storage unit. This data buffer is essentially a buffer, but it is just called differently. It is called Page Register in the datasheet, and it is translated as page register here. It is more appropriate to understand it as page buffer.
Note: Only after writing to this page buffer and only after you send the corresponding second-stage programming confirmation command 0x10, the actual programming action will begin, and the data in the page buffer will be written to the physical storage unit little by little. So, to summarize briefly, the data flow actually goes through the following steps: Figure 4 Data flow when reading and writing Nand Flash

图片5.png (52.89 KB, downloads: 0)

图片5.png
This post is from Medical Electronics
 
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, Zhongguancun MOOC Times Building, Block B, 18 Zhongguancun Street, Haidian District, Beijing 100190, China Tel:(010)82350740 Postcode:100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list