Forum»Forum › Test/Measurspanent › Is there a protocol for high-speed Serdes for Scan/B ...

3018 views|1 replies

1 Posts	1 Resources

The OP

Published on 2018-7-3 16:40 Only look at the author

Is there a protocol for high-speed Serdes for Scan/Bist testing? [Copy link]

Is there a protocol for using high-speed Serdes for Scan/Bist testing? High-speed Serdes is used for data transmission, and low-speed Scan and other DFT tests are performed inside the chip. Is there such a protocol?

This post is from Test/Measurement

Latest reply

felix.long

@The boss is here to help Details Published on 2018-7-4 10:48

felix.long

47 Posts	0 Resources

Published on 2018-7-4 10:48 Only look at the author

@The boss is here to help

This post is from Test/Measurement

Personal signatureCCC、CQC、质检报告、EMC等检测认证联系人：龙凤祥17796079776

Return list

Guess Your Favourite

Just looking around

Method for testing FPGA logic unit based on BIST using ORCA structure
FieldProgrammableGateArray(FPGA)isanewtypeofdevicethatcombinesthegeneralstructureofgatearrayswiththefieldprogrammablefeatures,andthereforehasattractedwidespreadattentionInaddition,withtherapidexpansionofthescaleofintegratedcircuits,thecircu ...
Have you ever wondered why the DC blocking capacitors for high-speed signals are in the order of hundreds of NF?
[i=s]ThispostwaslasteditedbyyvonneGanon2023-10-1316:31[/i]MemberofMr.HighSpeed-HuangGangACcouplingcapacitors,alsoknownasDCblockingcapacitors,areveryfamiliartoeveryoneInthefollowingcommonPCIE4Friendswhohaveworkedonsimilarhardwareprincipleskn ...
400G QSFP-DD optical module: technical analysis and application prospects
400GopticalmodulesaremainstreamproductsintheopticalcommunicationindustryThisarticleintroducesthecommontypesofQSFP-DDopticalmodules:SR8,DR4,FR4,FR8,LR4,LR8,ER4,ER8andZR,analyzesthedifferencesandapplicationscenariosbetweeneachmodel,andcompare ...
I would like to ask a question about the circuit behind the power transformer
Awards: NI Total Connectivity Summit 2024
There is no year-end bonus this year.
Timing Counter T0 Timing Application Technology (Part 2)
Specifications and requirements for conformal coating technology
OrangePi Zero GPIO Control
UPS Technology and Its Development Trend

Find a datasheet?

EEWorld Datasheet Technical Support

Hot tag

Related articles more>>

Huawei's Strategic Department Director Gai Gang: The cumulative installed base of open source Euler operating system exceeds 10 million sets
On November 15, it was reported that the first AI native open source operating system of openEule
Whether it is the electrification of automobiles or generative artificial intelligence, power tec
Wi-Fi 8 specification is on the way: 2.4/5/6GHz triple-band operation
MediaTek has released a white paper on its official website, outlining some details of the next-g
Vietnam's chip packaging and testing business is growing, and supply-side fragmentation is splitting the market
Apple faces class action lawsuit from 40 million UK iCloud users, faces $27.6 billion in claims
The US asked TSMC to restrict the export of high-end chips, and the Ministry of Commerce responded
ASML predicts that its revenue in 2030 will exceed 457 billion yuan! Gross profit margin 56-60%
Qualcomm launches its first RISC-V architecture programmable connectivity module QCC74xM, supporting Wi-Fi 6 and other protocols
It is reported that memory manufacturers are considering using flux-free bonding for HBM4 to further reduce the gap between layers
ON Semiconductor CEO Appears at Munich Electronica Show and Launches Treo Platform

New Posts

Featured

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

User Search：

Room 1530, Zhongguancun MOOC Times Building, Block B, 18 Zhongguancun Street, Haidian District, Beijing 100190, China Tel:(010)82350740 Postcode：100190

京公网安备 11010802033920号

快速回复返回顶部 Return list