LoginRegister
FPGA Implementation of 20×18-bit Signed Fixed-point Multiplier
download times 0 type Paper uploaded 2013-11-16