szfpga Lattice high-speed downloader HW-USBN-2B usage sharing (1)

lichenllin

szfpga Lattice high-speed downloader HW-USBN-2B usage sharing (1) [Copy link]

1 Overview

HW-USBN-2B is a chip programming and burning device for Lattice. Complete the design through Diamond and Isplever, generate programming files, and then use Diamond Programmer or ispVM System software to program the onboard chip. Diamond Programmer or ispVM System software automatically generates programming instructions, programming addresses, and programming data through the generated programming files. The computer's USB connects to the LHW-USB-2B programmer device to generate programming signals JTAG, SPI, I2C, GPIO to burn the chip. Diamond Programmer or ispVM System software download address is www.latticesemi.com/programmer

2. Features

Support all Lattice chips.

I2C programming, voltage range 1.5V-3.3V

JTAG and SPI programming, voltage range 1.0V - 5.5V

Used for protocol debugging and debug testing, with fast online simulation speed.

USB TYPE B interface connection, strong and durable

Easy to use, 2*7 (2.54mm) connection interface

The USB cable is up to 1.5m long and can support 2A current.

High-speed JTAG mode, more than 10 times faster than HW-USB-2A.

High impedance protection, support hot plug protection

3. Programming pin definition

Pin function definition, specific use depends on the specific chip model. Pay attention to the input and output direction. VCC is the reference voltage input to the burner to match the BANK area voltage of the target board. 5V OUT is the output voltage, used for modular burning power supply.

Lattice PAC-Designer software does not support HW-USB-2B programmer. So use HW-USBN-2B to program ispPAC chips, and use Diamond Programmer or ispVM System software to burn. For the new version of Radiant, it needs to be installed on Windows 10 system to support the HW-USB-2B programmer. Side test indicator light, indicating power supply, target board power supply status

4. Programming software

Diamond Programmer and ispVM System are software that can be used for programming management and are applicable to all chips and downloaders. Please download the last software from the lattice official website www.latticesemi.com/programmer . Note that for the diamond programmer stand-alone version to support discontinued chips, you need to apply for a license at www.latticesemi.com . The license is free, but it needs to be bound to a network card.

5. Design reference

It is recommended to use a 4.7 pull-down resistor for TCK on the designed board. Pull-down resistors can avoid glitch clocks. Pull-down is recommended for all chips. SCL and SCL of I2C are open-drain outputs. 2.2KΩ pull-up to VCC, the power supply VCCIO on the target board needs to be connected to the VCC of HW-USBN-2B. The voltage range can be in the range of 1.5-5V. For Lattice low-power chips, it is recommended to use a 500 ohm resistor from VCCJ to GND. The JTAG programming port speed needs to be adjusted, especially for long-distance PCBs or multiple cascaded chips, as well as old chips. Adjust TCK, set the TCK division factor in the lattice Programmer software. When burning Power ManagerPower (POWR604, POWR1208, POWR1208P1) and ispClock chips, TCK must be set to a speed division factor of 2 or less. For old lattice chips, to use ISPEN, please add a 0.1uF capacitor to the ISPEN pin of the chip.

6. Flying wire and chip connection reference

The table shows how to connect the device signals of HW-USBN-2B to identify the Lattice chip. JTAG, SPI, and I2C are shown separately. JTAG port connection: Table 2 must be the chip connected to the HW-USBN-2B device pin requirements. Please refer to the chip pin table to find the relevant IO pins. During the programming process, you must ensure that the pins are connected accordingly, otherwise the programming will not work.

TimMok

Have you ever programmed the Lattice ISPPac-CLk5312S chip? The flying wires are normal, but there is no pull-down resistor, and the chip cannot be read at all!