1738 views|9 replies

820

Posts

2

Resources
The OP
 

4.3 inch LCD screen driver [Copy link]

When using a 4.3-inch LCD screen, the LCD drive frequency must be reduced due to project requirements. After the frequency is reduced, the frame rate will be reduced. The project has no requirements for the frame rate. When the frame rate is reduced to below 15MHz, the screen cannot display the image normally, and the phenomenon is a solid color backlight. There seems to be no relevant description in the relevant driver IC manual. Is this normal?

11493c6f8318465ec9cc3b3bcb8fc3ba

The following is the information of the LCD used:

http://www.openedv.com/docs/modules/lcd/4.3-TFT%20LCD-800480.html

This post is from FPGA/CPLD

Latest reply

The information in the link on the first floor says that the screen is an I8080 interface. From your description, it sounds like an RGB interface. If it is the latter, there should be a limit on the clock frequency. For example, the minimum DCLK of my screen cannot be lower than 19.75MHz  Details Published on 2022-9-16 20:59
 

9702

Posts

24

Resources
2
 

There is information here. Looking at the timing in the manual, there are no requirements except ID and FM. Can you tell me which frequency it is?
Information link: https://pan.baidu.com/s/1zjNs9DQ2JfMsk0ONYhfZhA
Extraction code: 2su6

Screenshot_20220914_151600_com.microsoft.emmx.jpg (0 Bytes, downloads: 0)

Screenshot_20220914_151600_com.microsoft.emmx.jpg
This post is from FPGA/CPLD

Comments

It is the pixel clock. Line field blanking and effective pixels are based on this pixel clock.  Details Published on 2022-9-16 19:20
 
 

9702

Posts

24

Resources
3
 

In addition, the chip manual is also in that network disk.

This post is from FPGA/CPLD
 
 
 

74

Posts

0

Resources
4
 

According to the speed of the refresh rate, each time the display data is refreshed, it needs to read the data from the memory and output it to the LCD display. In this case, the frame rate and the refresh rate should be the same, that is, as long as the content in the memory range pointed to by the LCD controller is changed, it can be output at the speed of the refresh rate (frame rate). Of course, this memory relationship is very close. If the memory speed (bus frequency) cannot keep up, and the refresh rate configured by the LCD is too fast, that is, the memory bandwidth is insufficient, resulting in display flicker or jitter.

This post is from FPGA/CPLD

Comments

This phenomenon only occurs when the speed is slow. There must be something wrong with the program.  Details Published on 2022-9-14 21:44
 
 
 

6025

Posts

6

Resources
5
 
peiqiu posted on 2022-9-14 16:05 According to the refresh rate, each time the display data is refreshed, it needs to read the data from the memory and output it to the LCD display. In this case, the frame rate and refresh...

This phenomenon only occurs when the speed is slow. There must be something wrong with the program.

This post is from FPGA/CPLD

Comments

The program was modified using a routine, so the pixel clock was changed. The routine was 25MHz, and then it was changed to 20MHZ or 15MHz. If it is less than 15MHZ, the problem in the video will appear.   Details Published on 2022-9-16 19:25
Personal signature

在爱好的道路上不断前进,在生活的迷雾中播撒光引

 
 
 

4764

Posts

12

Resources
6
 

There seems to be a post discussing this in the forum. You can search it. I think the refresh is based on the official defined rate. I think there must be a mismatch between the internal timing and the defined rate.

This post is from FPGA/CPLD
 
 
 

820

Posts

2

Resources
7
 
littleshrimp posted on 2022-9-14 15:20 There is information here. Looking at the timing in the manual, there are no requirements except ID and FM. Can you tell me which frequency it is? Information link: https:/ ...

It is the pixel clock. Line field blanking and effective pixels are based on this pixel clock.

This post is from FPGA/CPLD
 
 
 

820

Posts

2

Resources
8
 
Qintianqintian0303 posted on 2022-9-14 21:44 This phenomenon only occurs when the speed is slow, there should be a problem with the program

The program was modified using a routine, so the pixel clock was changed. The routine was 25MHz, and then it was changed to 20MHZ or 15MHz. If it is less than 15MHZ, the problem in the video will appear.

This post is from FPGA/CPLD

Comments

The information in the link on the first floor says that the screen is an I8080 interface. From your description, it sounds like an RGB interface. If it is the latter, there should be a limit on the clock frequency. For example, the minimum DCLK of my screen cannot be lower than 19.75MHz  Details Published on 2022-9-16 20:59
 
 
 

9702

Posts

24

Resources
9
 
1nnocent posted on 2022-9-16 19:25 The program was modified using the routine, so the pixel clock was changed. The routine was 25MHz, and then it was changed to 20MHZ or 15MHz. If it is less than 15MHZ, the video will appear...

The information in the link on the first floor says that the screen is an I8080 interface. From your description, it sounds like an RGB interface. If it is the latter, there should be a limit on the clock frequency. For example, the minimum DCLK of my screen cannot be lower than 19.75MHz

Screenshot_20220916_205755.jpg (0 Bytes, downloads: 0)

Screenshot_20220916_205755.jpg
This post is from FPGA/CPLD

Comments

Yes, it uses the RGB interface.  Details Published on 2022-9-17 10:24
 
 
 

820

Posts

2

Resources
10
 
littleshrimp posted on 2022-9-16 20:59 The information in the link on the first floor says that the screen is an I8080 interface. From your description, it seems to be an RGB interface. If it is the latter, there should be a limit on the clock frequency, such as mine...

Yes, it uses the RGB interface

.

This post is from FPGA/CPLD
 
 
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, Zhongguancun MOOC Times Building, Block B, 18 Zhongguancun Street, Haidian District, Beijing 100190, China Tel:(010)82350740 Postcode:100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list