2368 views|4 replies

9702

Posts

24

Resources
The OP
 

[Problem Feedback] Anlu TangDynasty download program speed selection problem [Copy link]

TangDynasty has many options for downloading clock speed, the default is 1Mbps, and the highest option is 3Mbps. In the past, every time I downloaded, I would go to great lengths to select 3Mbps just to speed it up a little bit. Later, I felt that the speed of the progress bar didn't seem to make much difference, so I used a timer to measure it, and the download speed of 1Mbps and 3Mbps was the same. I have been deceived countless times.

The download time when using 1Mbps is 45.88-29.80 = 16.08 seconds.

The download time using 3Mbps is: 69.01-52.98 = 16.03 seconds. Taking into account the timing error, the download speeds of these two rates are the same, the same, the same.

This post is from FPGA/CPLD

Latest reply

If you use an oscilloscope to capture the JTAG waveform, you will know what is going on.   Details Published on 2022-4-6 11:05
Personal signature虾扯蛋,蛋扯虾,虾扯蛋扯虾
 

1370

Posts

2

Resources
2
 

This is probably because the JTAG speed of GD32 is not fast enough, and it is useless to set a higher speed.

This post is from FPGA/CPLD

Comments

It may be what you said, but I think it is also very likely that it is set by TD software. The USB of GD32F150 is 2.0FS 12Mbps, so the bottleneck is not here. I don't know the specific JTAG protocol, but the pins use PA4~PA7 of GD32F150, which corresponds to the corresponding pins of SPI0. The SPI rate of GD32F150 is  Details Published on 2022-4-6 10:12
 
 

9702

Posts

24

Resources
3
 
cruelfox posted on 2022-4-6 08:20 This is probably because the JTAG speed of GD32 is not fast enough, and it is useless to set a higher speed.

It may be what you said, but I think it is also very likely that it is set by TD software. The USB of GD32F150 is 2.0FS 12Mbps, so the bottleneck is not here. I don't know the specific JTAG protocol, but the pins use PA4~PA7 of GD32F150, which corresponds to the corresponding pins of SPI0. The maximum SPI rate of GD32F150 is 18Mbps, so the bottleneck is not here.

This post is from FPGA/CPLD
Personal signature虾扯蛋,蛋扯虾,虾扯蛋扯虾
 
 
 

1370

Posts

2

Resources
4
 

If you use an oscilloscope to capture the JTAG waveform, you will know what is going on.

This post is from FPGA/CPLD
 
 
 

9702

Posts

24

Resources
5
 
cruelfox posted on 2022-4-6 11:05 If you use an oscilloscope to capture the JTAG waveform, you will know what the situation is.

I measured the waveform of TP15 as you said, and it was around 1.16MHz, no matter whether the TD software rate was set to 1Mbps or 3Mbps. This may also be because the TD software did not configure the corresponding rate into GD32.

This post is from FPGA/CPLD
Personal signature虾扯蛋,蛋扯虾,虾扯蛋扯虾
 
 
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list