2368 views|4 replies
littleshrimp
Currently offline
|
The OP
Published on 2022-4-5 20:27
Only look at the author
This post is from FPGA/CPLD
Latest reply | |
Personal signature虾扯蛋,蛋扯虾,虾扯蛋扯虾
|
||
2
Published on 2022-4-6 08:20
Only look at the author
This post is from FPGA/CPLD
Comments
It may be what you said, but I think it is also very likely that it is set by TD software. The USB of GD32F150 is 2.0FS 12Mbps, so the bottleneck is not here. I don't know the specific JTAG protocol, but the pins use PA4~PA7 of GD32F150, which corresponds to the corresponding pins of SPI0. The SPI rate of GD32F150 is
Details
Published on 2022-4-6 10:12
| ||
|
||
|
littleshrimp
Currently offline
|
This post is from FPGA/CPLD
| |
Personal signature虾扯蛋,蛋扯虾,虾扯蛋扯虾
|
||
|
4
Published on 2022-4-6 11:05
Only look at the author
This post is from FPGA/CPLD
| ||
|
||
|
littleshrimp
Currently offline
|
This post is from FPGA/CPLD
| |
Personal signature虾扯蛋,蛋扯虾,虾扯蛋扯虾
|
||
|
EEWorld Datasheet Technical Support
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
circle
About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Room 1530, Zhongguancun MOOC Times Building, Block B, 18 Zhongguancun Street, Haidian District, Beijing 100190, China Tel:(010)82350740 Postcode:100190