006

至芯科技FPGA大牛

006 [Copy link]

006.pdf (137.08 KB, downloads: 4)

2021-3-1 15:10 上传

点击文件名下载附件

littleshrimp

Good 006, Chapter 6 User-defined primitives In the previous chapter, we introduced the built-in basic gates provided by Verilog HDL. This chapter describes the ability of Verilog HDL to specify user-defined primitives UDP. The instance statement of UDP is exactly the same as the instance statement of the basic gate, that is, the syntax of the UDP instance statement is consistent with the syntax of the instance statement of the basic gate.

Jacktang

The last 005 was good

Thanks for sharing