6375 views|13 replies

695

Posts

0

Resources
The OP
 

What should I do if the BGA spacing is too small? [Copy link]

 
This post was last edited by cl17726 on 2018-12-19 17:12 Here is a BGA64 chip. Please refer to the manual for the parameters. As follows. 4mil traces (0.1mm) (4mil spacing) cannot pass. 0.2 holes cannot be placed either. (So FANOUT is not possible) Tried to reduce the PAD size, but the effect was not obvious. How did such a BGA get its traces?
This post is from PCB Design

Latest reply

  Details Published on 2019-1-16 15:36
 

103

Posts

3

Resources
2
 
This is done with blind holes on punched pads, staggered punching and staggered wiring. Then make sure your board factory has this manufacturing process.
This post is from PCB Design

Comments

However, without blind hole technology, the maximum is 4mil/4mil/0.2mm, so this is basically impossible.  Details Published on 2018-12-19 20:48
 
 

5791

Posts

44

Resources
3
 
This kind of thing will basically be processed with multilayer board blind holes.  
This post is from PCB Design
Personal signature

射频【放大器】

 
 
 

695

Posts

0

Resources
4
 
bluefox0919 posted on 2018-12-19 17:57 This is done with blind vias on punched pads, staggered punching and staggered wiring. Then make sure your board factory has this manufacturing process.
However, without blind via technology, the maximum is 4mil/4mil/0.2mm, so this is basically impossible.
This post is from PCB Design

Comments

You need to make vias in the plate, blind vias, and add or reduce the number of board layers. Routing is not difficult, but it is difficult to find a board factory you can trust.  Details Published on 2018-12-20 09:17
 
 
 

2w

Posts

341

Resources
5
 
This post was last edited by qwqwqw2088 on 2018-12-19 20:59 The BGA with a pitch of 0.5mm should be able to route. The routing is 4mil, which is 0.1016mm. DSM=0.37,,,, 0.5-0.37=0.13>0.1016. It is difficult to route 4mil in the middle.
This post is from PCB Design

Comments

4mil outer and 4mil spacing doesn't seem to be calculated this way?  Details Published on 2018-12-19 21:00
 
 
 

2w

Posts

341

Resources
6
 
Of course, you must be very careful when designing the routing. It seems that it is difficult to find a board manufacturer to make 0.4mm BGA.
This post is from PCB Design
 
 
 

695

Posts

0

Resources
7
 
qwqwqw2088 posted on 2018-12-19 20:57 0.5mm pitch BGA should be able to route, the route is 4mil, that is, 0.1016mm dsm=0.37,,,, 0.5-0.37=0.13>0.1016 4mi in the middle...
4mil outer and 4mil spacing does not seem to be calculated in this way?
This post is from PCB Design

Comments

The center spacing of BGA is 0.5mm. Dapd is 0.28 here. BGA pad is 0.37mm. The XY direction from pad to pad is 0.13mm. 4mil=0.1016mm  Details Published on 2018-12-19 21:05
 
 
 

2w

Posts

341

Resources
8
 
cl17726 posted on 2018-12-19 21:00 4mil outer and 4mil spacing doesn't seem to be calculated this way?
BGA center spacing is 0.5mm Dapd here is 0.28 BGA pad 0.37mm pad to pad edge to edge XY direction is 0.13mm 4mil=0.1016mm
This post is from PCB Design

Comments

The pad edge to pad edge is 0.13, the line is 0.1, so the spacing is 0.03, isn't it less than 4mil spacing? Now I have to change PCB factory to make this chip.  Details Published on 2018-12-19 21:14
 
 
 

2w

Posts

341

Resources
9
 
The routing needs to be processed with buried blind holes, but buried blind holes can only be made in the area with the maximum diagonal spacing along the edge of the pad.
This post is from PCB Design
 
 
 

695

Posts

0

Resources
10
 
qwqwqw2088 posted on 2018-12-19 21:05 BGA center spacing is 0.5mm Dapd here is 0.28 BGA pad 0.37mm pad to pad edge to edge XY direction are 0.13mm 4mil=0.101 ...
pad edge to pad edge is 0.13, line is 0.1, then the spacing is 0.03, isn't it less than 4mil spacing? Now I have to change PCB factory to make this chip.
This post is from PCB Design

Comments

"0.03 spacing"? Where is the spacing 0.03?  Details Published on 2018-12-19 21:28
"0.03 spacing"? Where is the spacing 0.03?  Details Published on 2018-12-19 21:26
 
 
 

2w

Posts

341

Resources
11
 
This post was last edited by qwqwqw2088 on 2018-12-19 21:28
cl17726 posted on 2018-12-19 21:14 The pad edge to pad edge is 0.13, the line is 0.1, then the spacing is 0.03, isn't this less than 4mil spacing? Now I have to change PCB factory to make it...
This post is from PCB Design
 
 
 

2w

Posts

341

Resources
12
 
This post was last edited by qwqwqw2088 on 2018-12-19 21:30
cl17726 posted on 2018-12-19 21:14 The pad edge to pad edge is 0.13, and the line is 0.1, so the spacing is 0.03, isn't it less than 4mil spacing? Now I have to change PCB factory to make it...
The margin is 0.03, which is difficult to do. I have to ask the board factory whether the other party's process can reach it.
This post is from PCB Design
 
 
 

103

Posts

3

Resources
13
 
cl17726 posted on 2018-12-19 20:48 However, without blind via technology, the maximum is 4mil/4mil/0.2mm, so this is basically impossible.
You need to make vias in the plate, make blind vias, and increase or decrease the number of board layers by yourself. Routing is not difficult, but it is difficult to find a board factory you can trust.
This post is from PCB Design
 
 
 

96

Posts

0

Resources
14
 

This post is from PCB Design
Personal signature

 

 
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list