Interleaved Continuous Conduction Mode (CCM) Totem Pole (TTPL) Bridgeless Power Factor Correction (PFC) using high-bandgap GaN devices is an attractive power topology due to its high power efficiency and reduced size. This design illustrates the use of a C2000™ MCU and LMG3410 GaN FET module to control this power stage. To improve efficiency, this design uses adaptive dead time and phase shedding methods. Nonlinear voltage compensators are designed to reduce overshoot and undershoot during transients. This design chooses a software phase locked loop (SPLL) based approach to accurately drive the totem pole bridge. The hardware and software used in this design help reduce your time to market.
Blockdiagram
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet