2474 views|9 replies

13

Posts

0

Resources
The OP
 

I want to ask if it is a lot of work to implement a calculator with a decimal formula [Copy link]

The matrix keyboard inputs a four-digit decimal number x, and through a formula (such as y=0.2x), the four-digit decimal number y is input on the digital tube. Is it feasible? Is the workload too large?

If it's too difficult, three or two people, or is there any alternative solution?

A newbie, using CPLD

Thank you all

This post is from FPGA/CPLD

Latest reply

It is recommended to do some experiments related to clock/frequency. The cpld/fpga timing is the feature   Details Published on 2023-2-24 11:28
 

13

Posts

0

Resources
2
 
Output on the digital tube, wrong
This post is from FPGA/CPLD
 
 

1662

Posts

0

Resources
3
 

51 single chip microcomputer can do it, and all LCD displays

The workload is not much greater when using CPLD

Look at your own algorithm

This post is from FPGA/CPLD

Comments

Wouldn't it be easier to use a multiplier IP core?  Details Published on 2021-5-12 17:19
 
 
 

1w

Posts

142

Resources
4
 

For qualified engineers, the workload is not large. But for beginners, the amount of learning is the key. The amount of learning is determined by your current relevant knowledge structure, ability, and understanding, which is a completely different matter.

This post is from FPGA/CPLD

Comments

Thank you, big guy  Details Published on 2021-5-12 17:22
Personal signature上传了一些书籍资料,也许有你想要的:http://download.eeworld.com.cn/user/chunyang
 
 
 

85

Posts

0

Resources
5
 

The price of CPLD is definitely more expensive than that of MCU! As long as it can drive the digital tube (diode) and the number of pins meets the requirements, there are many such MCUs, and the cost can be done with a few yuan!

This post is from FPGA/CPLD

Comments

Mainly want to learn cpld  Details Published on 2021-5-12 17:30
 
 
 

13

Posts

0

Resources
6
 
Hot Ximi Show published on 2021-5-10 12:59 51 single-chip microcomputers can do it, and they all have LCD displays. The workload of using CPLD is not much larger. It depends on your own algorithm

Wouldn't it be easier to use a multiplier IP core?

This post is from FPGA/CPLD
 
 
 

13

Posts

0

Resources
7
 
chunyang posted on 2021-5-10 14:39 For qualified engineers, the workload is not large. But for beginners, the amount of learning is the key. The amount of learning is composed of your current relevant knowledge and...

Thank you, big guy

This post is from FPGA/CPLD
 
 
 

13

Posts

0

Resources
8
 
book1 Published on 2021-5-11 10:27 CPLD is definitely more expensive than a single-chip microcomputer in terms of price! As long as it can drive a digital tube (diode) and the number of pins meets the requirements, there are many such single-chip microcomputers, and the cost is only a few yuan...

Mainly want to learn cpld

This post is from FPGA/CPLD
 
 
 

85

Posts

0

Resources
9
 
Really bad posted on 2021-5-12 17:30 Mainly want to learn cpld

This post is from FPGA/CPLD
 
 
 

2

Posts

0

Resources
10
 
Really bad posted on 2021-5-12 17:30 Mainly want to learn cpld

It is recommended to do some experiments related to clock/frequency. The cpld/fpga timing is the feature

This post is from FPGA/CPLD
 
 
 

Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list