Training

Location:Training / Embedded Development / DSP / Southeast University Digital Signal Processing / Discrete Fourier transform and its fast algorithm (8)

You can log in to your eeworld account to continue watching：
Discrete Fourier transform and its fast algorithm (8)
Login

Duration：21 minutes and 51 seconds
Date：2017/03/19

Uploader：老白菜

Introduction

keywords： DSP Digital Signal Processing Southeast University Wu Zhenyang

The digital signal processing course is a course for third-year students majoring in electronic information. It is a course that lays the foundation for students to learn professional knowledge after they have completed the signal and system courses. This course will enable students to master the basic theories and methods of digital signal processing through lectures, exercises, and experiments. The course should avoid extensive duplication of content from the "Signals and Linear Systems" course while maintaining the integrity of the course. While briefly reviewing discrete-time signal and system theory, the discussion is closely linked to some specific issues in digital signal processing. Students should also master some necessary software tools when studying this course, which is not only conducive to strengthening conceptual understanding, but also an indispensable step for further study and research in the future.

You Might Like

Recommended Posts

Verilog case statement nesting: always@(posedge iCLK or negedge iRST) if(!iRST) max >3; // 6 /16 0:max >4; // 5/16 1:max >2; // 4/16 2:max >4; // 3/16 4:max >3; // 2/16 default:max >4; // 7/16 0:max >3; 107336722 16:22:02 // 6/16 1:; benz040 Embedded System

ADI Classic Circuit - Design a Programmable Low-Pass Filter Using Two 12-bit DACs: Hi everyone, I happened to see a programmable low-pass filter application manual on the ADI official website, and I would like to share it with you. Friends who are interested can study it. Thank you.; analoglamb ADI Reference Circuit

The pad and silk screen layer of the electrolytic capacitor overlap and the component turns green. What should I do?: silkscreenOverComponentPads Reducing the spacing can solve the problem. However, when I add components to different PCB files, the results are completely different. The premise is that the document ru; ab_cd PCB Design

A network with 10 routers and 40 terminal nodes cannot send data to the coordinator after a period of networking.: Protocol Stack 2.5 Network structure: 1 coordinator, 10 routers, 40 terminal nodes. After networking, the coordinator broadcasts data to all routers and terminal nodes, and the routers and terminal no; 高兴就好 RF/Wirelessly

Orange pi GPIO output control, start from lighting: After getting this orange pi, I searched on Baidu how to control its GPIO, and I saw these It's very clear, and I can start working on it right away, but where does the 44 come from, and how do I conn; fish001 DSP and ARM Processors

Questions about FPGA: I was reading the user manual of Cyclone 3 and I saw the term "programme duty cycle" for the PLL phase-locked loop. I don't quite understand what it means. The programmable duty cycle allows PLLs to g; ahhcj0716 FPGA/CPLD

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号