Training

Location:Training / Embedded Development / DSP / Tongji University Digital Signal Processing Tutorial (72 lectures in total) / Lecture 31

You can log in to your eeworld account to continue watching：
Lecture 31
Login

Duration：43 minutes and 49 seconds
Date：2016/11/15

Uploader：量子阱

Introduction

keywords： DSP Digital Signal Processing Tutorial

The basic theory, basic concepts, basic analysis methods, algorithms, and designs of digital signal processing are systematically discussed. The course consists of four parts. The first part is the basic concepts of discrete time signals (sequences) and systems and the analysis methods and algorithms of time domain and frequency domain (including z-transform domain), including discrete Fourier transform and its fast algorithm, and digital signal processing of analog signals. Principles and methods; the second part is the basic concepts, theories, structures and design methods of various IIR and FIR digital filters; the third part is the basic theory of multi-sampling rate digital signal processing; the fourth part is the implementation of digital signal processing Limited word length effect.

The supporting textbook "Digital Signal Processing Tutorial" by Tsinghua University Press is written by Cheng Peiqing.

You Might Like

Recommended Posts

【Home Smart Dashboard】Project Submission: [i=s]This post was last edited by pomin on 2022-10-22 21:00[/i] > Final effect: LVGL is used to draw a very beautiful interface, and the MQTT protocol is used to communicate with the server. The surro; pomin DigiKey Technology Zone

College textbook: A concise course on the basics of analog electronic technology: [i=s] This post was last edited by paulhyde on 2014-9-15 09:38 [/i] A Brief Tutorial on the Basics of Analog Electronics Technology for Colleges and Universities (Second Edition).rar; hnbcyrnd89 Electronics Design Contest

"Sparkling Red Star: Pan Dongzi's Competition" Hu Ge's masterpiece is replayed: http://www.79tt.com/mtv/articleview/2006-5-1/article_view_12490.htm; 6294316 Talking

Wireless communication distance optimization.: Achieving Optimum Radio RangeWhen designing a system based upon a radio link, the maximum range between the transmitter andreceiver is one of the most important parameters that will dominate the syste; dontium RF/Wirelessly

FPGA design ideas and techniques: data interface synchronization: 至芯科技FPGA大牛 FPGA/CPLD

I'm begging for help from an expert on CYCLONE's internal RAM read and write issues: I am a newbie. I recently used the on-chip RAM of CYCLONE IV. It has two ports, one for writing and one for reading. The depth is 512 and the bit width is 16 bits. When I write 512*16 bits and read 51; mc516 FPGA/CPLD

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号